andrecp / myhdl_simple_uartLinks
A very simple UART implementation in MyHDL
☆17Updated 10 years ago
Alternatives and similar repositories for myhdl_simple_uart
Users that are interested in myhdl_simple_uart are comparing it to the libraries listed below
Sorting:
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- ☆60Updated last year
- ☆10Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- CMod-S6 SoC☆42Updated 7 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ☆19Updated last year
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- Utilities for MyHDL☆18Updated last year
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last week
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- FPGA Development toolset☆20Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆23Updated 5 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago