andrecp / myhdl_simple_uartLinks
A very simple UART implementation in MyHDL
☆17Updated 11 years ago
Alternatives and similar repositories for myhdl_simple_uart
Users that are interested in myhdl_simple_uart are comparing it to the libraries listed below
Sorting:
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- ☆61Updated 2 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Yosys Plugins☆22Updated 6 years ago
- PMOD boards for ULX3S☆46Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Software, Firmware and documentation for the myStorm BlackIce-II board☆71Updated 4 years ago
- ☆42Updated 5 years ago
- Tools for FPGA development.☆48Updated 3 months ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- A VHDL frontend for Yosys☆104Updated 8 years ago
- Utilities for MyHDL☆19Updated last year