andrecp / myhdl_simple_uartLinks
A very simple UART implementation in MyHDL
☆17Updated 11 years ago
Alternatives and similar repositories for myhdl_simple_uart
Users that are interested in myhdl_simple_uart are comparing it to the libraries listed below
Sorting:
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- ☆61Updated 2 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- chipy hdl☆17Updated 7 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 9 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Updated 6 years ago
- ☆42Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- ☆10Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Example code in Verilog for the Blackice II FPGA☆28Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- PMOD boards for ULX3S☆46Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- A reimplementation of a tiny stack CPU☆85Updated 2 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago