andrecp / myhdl_simple_uartLinks
A very simple UART implementation in MyHDL
☆17Updated 11 years ago
Alternatives and similar repositories for myhdl_simple_uart
Users that are interested in myhdl_simple_uart are comparing it to the libraries listed below
Sorting:
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 7 years ago
- ☆61Updated 2 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Graded exercises for nMigen (WIP)☆55Updated 5 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- A reimplementation of a tiny stack CPU☆86Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- An Open Source configuration of the Arty platform☆131Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 9 years ago
- Utilities for MyHDL☆19Updated 2 years ago
- ☆10Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- FPGA Development toolset☆20Updated 8 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- Yosys Plugins☆22Updated 6 years ago
- ☆19Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago