Alternatives and similar repositories for myhdl_simple_uart:

Users that are interested in myhdl_simple_uart are comparing it to the libraries listed below

• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 9 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated 11 months ago
• wware / myblaze
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17Updated 11 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆17Updated last year
• knielsen / ice40_viewer
  ☆58Updated last year
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago
• cfelton / rhea
  A collection of MyHDL cores and tools for complex digital circuit design
  ☆85Updated 6 years ago
• daveshah1 / ulx3s
  ☆10Updated 6 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last week
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆37Updated 7 years ago
• m-labs / nmigen-boards
  Board and connector definition files for nMigen
  ☆30Updated 4 years ago
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆12Updated 6 years ago
• folknology / IceCore
  IceCore Ice40 HX based modular core
  ☆46Updated 3 years ago
• Wren6991 / Snowflake-FPGA
  A cheap iCE40 development board, designed on and for Raspberry Pi
  ☆29Updated 5 years ago
• SubProto / icestick-vga-test
  Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools
  ☆21Updated 8 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆27Updated 5 years ago
• mithro / pmod-hdmi
  HDMI Expansion Modules compatible with the Pmod standard
  ☆11Updated 6 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆36Updated last year
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆38Updated last year
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆20Updated last year
• cfelton / gizflo
  that FPGA flow
  ☆9Updated 9 years ago
• wd5gnr / icestickPWM
  Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)
  ☆23Updated 5 years ago
• CospanDesign / nysa
  FPGA Development toolset
  ☆20Updated 7 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆37Updated 3 years ago
• cfelton / minnesota
  A collection of HDL cores written in MyHDL.
  ☆12Updated 9 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆83Updated 6 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆21Updated 5 years ago
• GuzTech / ulx3s-nmigen-examples
  nMigen examples for the ULX3S board
  ☆16Updated 4 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆35Updated last year