Alternatives and similar repositories for uhdl

Users that are interested in uhdl are comparing it to the libraries listed below

• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆20Updated 5 years ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated 2 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated last year
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 7 years ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆94Updated 3 years ago
• cfelton / rhea
  A collection of MyHDL cores and tools for complex digital circuit design
  ☆86Updated 7 years ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆59Updated last month
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆41Updated 6 years ago
• devbisme / pygmyhdl
  MyHDL hardware design language encased in the tasty PygMyHDL wrapper.
  ☆19Updated 2 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆39Updated 5 years ago
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 4 years ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆43Updated last week
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆24Updated 3 years ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆83Updated 5 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 5 months ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 11 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆61Updated 2 years ago
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆162Updated last year
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆70Updated 5 years ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 9 years ago
• americodias / sca_pll
  PLL Simulator in SystemC-AMS
  ☆10Updated 2 years ago
• oetr / FPGA-I2C-Minion
  A simple I2C minion in VHDL
  ☆61Updated 6 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 9 years ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆64Updated 2 years ago
• chiggs / oc_jpegencode
  Fork of OpenCores jpegencode with Cocotb testbench
  ☆46Updated 10 years ago
• nkavaldj / myhdl_lib
  A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.
  ☆17Updated 5 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• Cognoscan / VerilogCogs
  Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
  ☆20Updated 10 years ago
• josyb / KalmanFilter
  A simple low-resource usage Kalman Filter using shared resources - in MyHDL
  ☆10Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated this week