Alternatives and similar repositories for myhdl-resources

Users that are interested in myhdl-resources are comparing it to the libraries listed below

• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆114Updated last year
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 6 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆60Updated 2 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆178Updated 4 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆76Updated 2 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated this week
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 8 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆68Updated 4 months ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆96Updated 2 years ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆58Updated 6 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆211Updated 5 months ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆130Updated last year
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆132Updated 2 weeks ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆182Updated this week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 10 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆48Updated this week
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆136Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• Digilent / digilent-vivado-scripts
  ☆69Updated 2 months ago
• ldoolitt / vhd2vl
  ☆132Updated 5 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆190Updated 2 months ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆57Updated this week
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆65Updated 5 months ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆103Updated 2 years ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆85Updated 10 months ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆139Updated 2 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆135Updated 2 years ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆83Updated 10 months ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆80Updated 5 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆189Updated 2 years ago