Alternatives and similar repositories for myhdl-resources:

Users that are interested in myhdl-resources are comparing it to the libraries listed below

• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆189Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆127Updated last month
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆47Updated this week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆115Updated this week
• ldoolitt / vhd2vl
  ☆129Updated 3 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 6 months ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆80Updated 5 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆59Updated last year
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆171Updated 2 months ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆127Updated last year
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆57Updated 4 months ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆137Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆110Updated 3 weeks ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆66Updated 2 months ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 8 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆158Updated this week
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆94Updated 2 years ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆33Updated 2 weeks ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆49Updated this week
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated last week
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 7 months ago
• Digilent / digilent-vivado-scripts
  ☆67Updated 8 months ago
• idea-fasoc / fasoc
  ☆53Updated last year
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• intel / fpga-partial-reconfig
  Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
  ☆88Updated last week
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated 2 weeks ago