m-labs / misocLinks
The original high performance and small footprint system-on-chip based on Migen™
☆340Updated last month
Alternatives and similar repositories for misoc
Users that are interested in misoc are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V soft processor☆320Updated 2 weeks ago
- Small footprint and configurable Ethernet core☆273Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆442Updated 3 months ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆266Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆301Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Updated this week
- Experimental flows using nextpnr for Xilinx devices☆253Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated 2 weeks ago
- Small footprint and configurable DRAM core☆466Updated 3 weeks ago
- VHDL library 4 FPGAs☆185Updated this week
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- Place and route tool for FPGAs☆424Updated 6 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆209Updated 4 years ago
- Example designs showing different ways to use F4PGA toolchains.☆283Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- An open source USB bootloader for FPGAs☆393Updated 2 years ago
- Open FPGA tools☆260Updated 5 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆416Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- FuseSoC standard core library☆151Updated 2 months ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 7 years ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- A wishbone controlled scope for FPGA's☆87Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆190Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago