m-labs / misoc
The original high performance and small footprint system-on-chip based on Migen™
☆324Updated last month
Alternatives and similar repositories for misoc:
Users that are interested in misoc are comparing it to the libraries listed below
- 32-bit RISC-V system on chip for iCE40 FPGAs☆305Updated last year
- Small footprint and configurable DRAM core☆402Updated 3 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆217Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆281Updated this week
- A simple RISC-V processor for use in FPGA designs.☆270Updated 7 months ago
- Small footprint and configurable Ethernet core☆231Updated last month
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆156Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆411Updated last week
- A utility for Composing FPGA designs from Peripherals☆176Updated 3 months ago
- A 32-bit RISC-V soft processor☆310Updated last month
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- Small footprint and configurable PCIe core☆537Updated this week
- VHDL synthesis (based on ghdl)☆333Updated this week
- FuseSoC standard core library☆133Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆229Updated 6 months ago
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- An Open Source configuration of the Arty platform☆129Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆211Updated 2 years ago
- Place and route tool for FPGAs☆419Updated 5 years ago
- CoreScore☆148Updated 2 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆150Updated 7 years ago
- VHDL library 4 FPGAs☆175Updated this week
- An open source USB bootloader for FPGAs☆360Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆230Updated 2 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆527Updated 2 weeks ago
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆441Updated last week
- A wishbone controlled scope for FPGA's☆78Updated last year
- FOSS Flow For FPGA☆383Updated 3 months ago