m-labs / misocLinks
The original high performance and small footprint system-on-chip based on Migen™
☆339Updated last week
Alternatives and similar repositories for misoc
Users that are interested in misoc are comparing it to the libraries listed below
Sorting:
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- Small footprint and configurable Ethernet core☆271Updated 3 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆311Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆433Updated last month
- A 32-bit RISC-V soft processor☆317Updated 3 weeks ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- VHDL library 4 FPGAs☆181Updated this week
- Open FPGA tools☆259Updated 5 years ago
- Small footprint and configurable DRAM core☆459Updated this week
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆263Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated last month
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆278Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Place and route tool for FPGAs☆423Updated 6 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- An open source USB bootloader for FPGAs☆386Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆157Updated 8 months ago
- A simple RISC-V processor for use in FPGA designs.☆282Updated last year
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- FuseSoC standard core library☆149Updated 6 months ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- FPGA USB stack written in LiteX☆130Updated 3 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆297Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated 3 weeks ago
- USB3 PIPE interface for Xilinx 7-Series☆237Updated 3 years ago
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- A wishbone controlled scope for FPGA's☆84Updated last year