m-labs / misoc
The original high performance and small footprint system-on-chip based on Migen™
☆326Updated last month
Alternatives and similar repositories for misoc:
Users that are interested in misoc are comparing it to the libraries listed below
- A 32-bit RISC-V soft processor☆313Updated 2 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆305Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆217Updated 2 years ago
- Small footprint and configurable DRAM core☆410Updated last week
- Small footprint and configurable Ethernet core☆236Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆411Updated this week
- A simple RISC-V processor for use in FPGA designs.☆271Updated 8 months ago
- VHDL library 4 FPGAs☆177Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆282Updated this week
- A utility for Composing FPGA designs from Peripherals☆178Updated 4 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- Collection of open-source peripherals in Verilog☆174Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆234Updated 6 months ago
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- Place and route tool for FPGAs☆420Updated 5 years ago
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- An open source USB bootloader for FPGAs☆361Updated last year
- VHDL synthesis (based on ghdl)☆334Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆797Updated this week
- LiteX boards files☆404Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆157Updated last month
- FuseSoC standard core library☆134Updated last month
- Small footprint and configurable PCIe core☆541Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆300Updated last year
- PCB for ULX3S FPGA R&D board☆391Updated last week
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆202Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆212Updated 3 years ago
- A Python toolbox for building complex digital hardware☆1,271Updated 3 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆669Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago