Xilinx / smartcamLinks
☆30Updated 2 years ago
Alternatives and similar repositories for smartcam
Users that are interested in smartcam are comparing it to the libraries listed below
Sorting:
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆74Updated 3 years ago
- Kria Vitis platforms and overlays☆109Updated 7 months ago
- PYNQ Composabe Overlays☆73Updated last year
- Board files to build Ultra 96 PYNQ image☆157Updated 3 months ago
- PYNQ support and examples for Kria SOMs☆118Updated last year
- Avnet Board Definition Files☆139Updated 3 months ago
- ☆49Updated 4 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- ☆56Updated 3 years ago
- Files used with hackster examples☆148Updated 5 years ago
- MIPI CSI-2 + MIPI CCS Demo☆74Updated 4 years ago
- ☆31Updated last year
- ☆55Updated 3 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆132Updated 4 months ago
- ☆117Updated 4 years ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆73Updated this week
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- RISC-V Integration for PYNQ☆179Updated 6 years ago
- DPU on PYNQ☆235Updated 4 months ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 6 years ago
- Zynq-7000 DPU TRD☆47Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆76Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆44Updated last year
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- ☆15Updated last year
- This project is trying to create a base vitis platform to run with DPU☆49Updated 5 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆60Updated 11 months ago