Xilinx / smartcamLinks
☆31Updated 2 years ago
Alternatives and similar repositories for smartcam
Users that are interested in smartcam are comparing it to the libraries listed below
Sorting:
- Kria Vitis platforms and overlays☆104Updated 3 months ago
- PYNQ Composabe Overlays☆73Updated last year
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- PYNQ support and examples for Kria SOMs☆111Updated last year
- Avnet Board Definition Files☆134Updated last week
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- DPU on PYNQ☆225Updated 2 weeks ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- ☆118Updated 4 years ago
- ☆47Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- Files used with hackster examples☆146Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆66Updated 4 months ago
- Verilog modules required to get the OV7670 camera working☆73Updated 7 years ago
- ☆56Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆34Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- Temporary repo to gather information about the Kria KV260 board☆71Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆59Updated 5 years ago
- ☆23Updated 8 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- ☆63Updated 8 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- ☆30Updated last year