A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
☆47Nov 8, 2023Updated 2 years ago
Alternatives and similar repositories for tree-core-cpu
Users that are interested in tree-core-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- 清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU☆13Aug 8, 2021Updated 5 years ago
- A high-throughput, parameterized, parallel crc hardware implementation.☆12Jun 2, 2024Updated 2 years ago
- This project is created and managed by EDA softwares, which contains the breeze quadcopter's component library, footprint library, schema…☆13Dec 15, 2017Updated 8 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Oct 15, 2026Updated 2 weeks ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated last week
- An RTL-to-Chip Silicon Design Solution.☆79Updated this week
- A tiny 3-stage RISC-V core written in Chisel.☆18Apr 14, 2023Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Jun 1, 2022Updated 4 years ago
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- A Customized ASIC framework for Retro Stuff☆37Updated this week
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆186Updated this week
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆45Apr 11, 2024Updated 2 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 5 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated 2 weeks ago
- only display GPU☆10Mar 6, 2025Updated last year
- A Chip Design Automation Solution with Open Source EDA Tools.☆33Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆29Aug 12, 2026Updated 2 months ago
- DFT (Design For Test) practice projects☆17Aug 21, 2025Updated last year
- 2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V☆13Oct 31, 2023Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- Electric Circuits Domain for webGME☆17Mar 30, 2023Updated 3 years ago
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- 《CPU设计实战》学习记录及代码☆15Dec 30, 2023Updated 2 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 3 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆110Oct 19, 2026Updated last week