microdynamics-cpu / tree-core-cpuLinks
A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
☆41Updated last year
Alternatives and similar repositories for tree-core-cpu
Users that are interested in tree-core-cpu are comparing it to the libraries listed below
Sorting:
- ☆36Updated 6 years ago
- ☆51Updated 6 years ago
- An almost empty chisel project as a starting point for hardware design☆32Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆73Updated 2 months ago
- ☆64Updated 2 years ago
- ☆47Updated 2 months ago
- ☆86Updated 2 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated 3 weeks ago
- ☆67Updated 5 months ago
- ☆18Updated 2 years ago
- ☆29Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- Pure digital components of a UCIe controller☆64Updated this week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 11 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 5 months ago
- ☆43Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆66Updated 3 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆204Updated last month
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆24Updated last week
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆31Updated 4 months ago