A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
☆47Nov 8, 2023Updated 2 years ago
Alternatives and similar repositories for tree-core-cpu
Users that are interested in tree-core-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU☆13Aug 8, 2021Updated 5 years ago
- This project is created and managed by EDA softwares, which contains the breeze quadcopter's component library, footprint library, schema…☆13Dec 15, 2017Updated 8 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆18Apr 14, 2023Updated 3 years ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆32Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 2 weeks ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 3 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Jun 1, 2022Updated 4 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- A Customized ASIC framework for Retro Stuff☆36Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆183Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- 2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V☆13Oct 31, 2023Updated 2 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- 《CPU设计实战》学习记录及代码☆15Dec 30, 2023Updated 2 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Electric Circuits Domain for webGME☆17Mar 30, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 3 years ago
- https://www.hackster.io/Altaga/facemask-detector-f0c10f☆15Jan 6, 2023Updated 3 years ago
- ☆86Updated this week
- ☆97Nov 12, 2025Updated 10 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- This project is what I did in the freshman year in the university, using arduino and raspberry pi boards to implement a simple mobile car…☆17Oct 29, 2023Updated 2 years ago
- An AI accelerator implementation with Xilinx FPGA☆126Updated this week
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel implementation of Neural Processing Unit for System on the Chip☆37Updated this week
- ☆18Apr 7, 2022Updated 4 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆35May 4, 2025Updated last year
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆45Jun 2, 2026Updated 4 months ago
- [EXPERIMENTAL] RISC-V platform crate for Drone, an Embedded Operating System.☆12Apr 9, 2021Updated 5 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago