microdynamics-cpu / tree-core-cpuLinks
A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
☆46Updated 2 years ago
Alternatives and similar repositories for tree-core-cpu
Users that are interested in tree-core-cpu are comparing it to the libraries listed below
Sorting:
- ☆58Updated 6 years ago
- An almost empty chisel project as a starting point for hardware design☆33Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆37Updated 7 years ago
- Pick your favorite language to verify your chip.☆77Updated last week
- ☆71Updated last week
- ☆32Updated 6 months ago
- RV64GC Linux Capable RISC-V Core☆52Updated 3 months ago
- ☆22Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Updated last year
- Advanced Architecture Labs with CVA6☆76Updated 2 years ago
- ☆64Updated 3 years ago
- ☆92Updated 4 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- ☆90Updated 2 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- ☆47Updated 3 years ago
- ☆30Updated 10 months ago
- ☆19Updated 2 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Updated 3 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆138Updated 11 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- "aura" my super-scalar O3 cpu core☆25Updated last year
- ☆33Updated 10 months ago