microdynamics-cpu / tree-core-cpuLinks
A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
☆45Updated 2 years ago
Alternatives and similar repositories for tree-core-cpu
Users that are interested in tree-core-cpu are comparing it to the libraries listed below
Sorting:
- ☆57Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- An almost empty chisel project as a starting point for hardware design☆33Updated 11 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆37Updated 7 years ago
- ☆32Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- ☆61Updated 8 months ago
- RV64GC Linux Capable RISC-V Core☆48Updated 2 months ago
- ☆30Updated 9 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆72Updated last year
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Advanced Architecture Labs with CVA6☆71Updated last year
- Pick your favorite language to verify your chip.☆74Updated last week
- ☆19Updated 2 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- ☆22Updated 2 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆33Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆68Updated 10 months ago
- ☆89Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- ☆31Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆31Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆21Updated 7 months ago
- An open-source UCIe controller implementation☆80Updated this week
- ☆91Updated 2 months ago