常用Verilog模块
☆21Mar 3, 2020Updated 6 years ago
Alternatives and similar repositories for Verilog_Module
Users that are interested in Verilog_Module are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 视频旋转（2019FPGA大赛）☆42May 5, 2020Updated 6 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- 用AI创造乐曲☆35Feb 8, 2023Updated 3 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- H264视频解码verilog 实现☆92Aug 11, 2017Updated 9 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 8 months ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- Rust unsafe bindings for Vid API (Hyper-V)☆24Feb 23, 2025Updated last year
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 7 years ago
- ☆13May 21, 2019Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- GUI for SymbiYosys☆18Aug 4, 2026Updated last month
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- 《winsows内核安全与驱动开发》，谭文，陈铭霖等著。配套光盘example。现在还配光盘实在是浪费啊...☆24Dec 18, 2016Updated 9 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆15Jul 16, 2026Updated 2 months ago
- Make Vim complete like a modern editor - does the right thing. Works with Ultisnips and neocomplete.☆20Apr 15, 2017Updated 9 years ago
- ☆14Feb 28, 2016Updated 10 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 9 years ago
- 这里是 Yunzai-Bot 的扩展插件库☆10Aug 12, 2024Updated 2 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆25Dec 10, 2019Updated 6 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆17Dec 8, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A small AVR transforms a PLIP stream into a SLIP stream☆13Jul 1, 2012Updated 14 years ago
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago
- Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring☆19Sep 19, 2018Updated 8 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Computer Graphics Metafile☆10Apr 12, 2021Updated 5 years ago