常用Verilog模块
☆20Mar 3, 2020Updated 5 years ago
Alternatives and similar repositories for Verilog_Module
Users that are interested in Verilog_Module are comparing it to the libraries listed below
Sorting:
- 视频旋转（2019FPGA大赛）☆38May 5, 2020Updated 5 years ago
- USB2.0 Verilog☆19Apr 21, 2019Updated 6 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- Rust unsafe bindings for Vid API (Hyper-V)☆22Feb 23, 2025Updated last year
- H264视频解码verilog实现☆88Aug 11, 2017Updated 8 years ago
- 《winsows内核安全与驱动开发》，谭文，陈铭霖等著。配套光盘example。现在还配光盘实在是浪费啊...☆24Dec 18, 2016Updated 9 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- Kernel mode to user mode dll injection.☆14Nov 10, 2024Updated last year
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦 信号☆10Jul 10, 2019Updated 6 years ago
- 二维码扫描、生成☆11Sep 6, 2013Updated 12 years ago
- A driver created to bypass the anti-cheat and r/w memory through it☆15Aug 3, 2024Updated last year
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- 每天一个技术点☆10Sep 10, 2023Updated 2 years ago
- Virtual I/O acceleration technologies for KVM☆15Sep 17, 2013Updated 12 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 云崽qq机器人的chatgpt插件-to派蒙☆12Updated this week
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Windows PE file debugger☆11Aug 30, 2017Updated 8 years ago
- Open source cross-platform software virtual cpu in userspace☆12Apr 2, 2022Updated 3 years ago
- Tool chains of EasyBC☆10Jun 18, 2024Updated last year
- MD5 core in verilog☆13May 1, 2012Updated 13 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- 用ffmpeg+QT写的播放rtsp等流媒体的视频播放器☆12Dec 6, 2016Updated 9 years ago
- Windows driver for DroidPad☆12Apr 12, 2014Updated 11 years ago
- 基于Verilog实现的串口发送程序， 带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆96Sep 25, 2017Updated 8 years ago
- x86_64 toy hypervisor☆10Nov 13, 2018Updated 7 years ago
- Anti-Virus software based on Qt Quick and ClamAV -- 基于QtQuick和ClamAV的杀毒软件☆12Oct 21, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 8 years ago
- Header only c++ network library, based on asio,support tcp,udp,http,websocket,rpc,ssl,icmp,serial_port.☆10Nov 20, 2020Updated 5 years ago
- An intel x64/VT-x type 1 hypervisor☆13Jan 5, 2026Updated last month
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago