常用Verilog模块
☆20Mar 3, 2020Updated 6 years ago
Alternatives and similar repositories for Verilog_Module
Users that are interested in Verilog_Module are comparing it to the libraries listed below
Sorting:
- 视频旋转（2019FPGA大赛）☆38May 5, 2020Updated 5 years ago
- 用AI创造乐曲☆35Feb 8, 2023Updated 3 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- ☆10Aug 30, 2024Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 🧛🏻♂️ Dark theme for Vivado☆21Jun 27, 2023Updated 2 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- H264视频解码verilog实现☆88Aug 11, 2017Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 3 months ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Rust unsafe bindings for Vid API (Hyper-V)☆23Feb 23, 2025Updated last year
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- ☆14May 21, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- 《winsows内核安全与驱动开发》，谭文，陈铭霖等著。配套光盘example。现在还配光盘实在是浪费啊...☆24Dec 18, 2016Updated 9 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- 云崽qq机器人的chatgpt插件-to派蒙☆13Updated this week
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- ☆13Feb 28, 2016Updated 10 years ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 8 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆25Dec 10, 2019Updated 6 years ago
- 这里是 Yunzai-Bot 的扩展插件库☆10Aug 12, 2024Updated last year
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆15Dec 8, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago