CSY-tvgo / YADAN-DocsLinks
RISC-V YADAN Core, YADAN SoC, YADAN Board's Documentation, designed for engineering education. // 鸭蛋的文档。
☆17Updated 5 months ago
Alternatives and similar repositories for YADAN-Docs
Users that are interested in YADAN-Docs are comparing it to the libraries listed below
Sorting:
- 用于xilinx平台的简易自制下载器。☆93Updated 4 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- 日常学习笔记,什么都会有w☆24Updated last week
- Learn Verilog☆35Updated 2 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆52Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- 8051 core☆107Updated 10 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆31Updated 3 years ago
- OpenFPGA ICE40UP5K☆33Updated 4 years ago
- ☆35Updated last year
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- sipeed wiki:https://wiki.sipeed.com☆129Updated this week
- ☆31Updated last week
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆80Updated 3 years ago
- PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu☆19Updated last month
- GoWin FPGA implement nes/fc☆14Updated last year
- The demo projects for Allwinner D1 SBC☆24Updated 3 years ago
- ☆48Updated 4 years ago
- Dhrystone score of some MCUs☆35Updated 2 months ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆58Updated last year
- ☆64Updated 5 months ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 2 months ago
- sipeed opensource mechanical keyboard make with BL706☆70Updated 3 years ago
- 用Altera FPGA芯片自制CPU☆41Updated 10 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago