Alternatives and similar repositories for YADAN-Docs

Users that are interested in YADAN-Docs are comparing it to the libraries listed below

• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆83Updated 3 years ago
• Y-BoBo / RV32I-GPU
  RV32I Open Source GPU
  ☆14Updated 4 years ago
• freecores / 8051
  8051 core
  ☆107Updated 11 years ago
• michaelliao / learn-verilog
  Learn Verilog
  ☆35Updated 5 months ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆89Updated 5 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆41Updated 11 years ago
• kendryte / k230_docs
  Kendryte K230 SDK Docs
  ☆117Updated last month
• sipeed / sipeed_wiki
  sipeed wiki：https://wiki.sipeed.com
  ☆140Updated this week
• verimake-team / SparkRoad-V
  ☆64Updated 8 months ago
• shilicon / kr260_robotic_arm
  A robotic arm controller design based on AMD/Xilinx KR260 FPGA dev-kit.
  ☆157Updated 2 years ago
• plctlab / mlibc
  Embedded libc，especially for RISC-V.
  ☆38Updated 2 weeks ago
• FPGAGroup / gowinnes
  GoWin FPGA implement nes/fc
  ☆15Updated 2 years ago
• xddcore / OpenNNA2.0
  OpenNNA2.0，一个基于C语言(C99)的开源神经网络推理框架
  ☆91Updated 2 years ago
• redlightASl / Notes
  ☆84Updated 2 months ago
• weiox / remu
  使用 C++23 从零实现的 RISC-V 模拟器
  ☆33Updated 8 months ago
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆17Updated last year
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆111Updated 3 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated 2 years ago
• czy78963 / ZYNQ7020-LinuxDrv-LearningRecord
  基于ALINX-AX7020平台的Linux驱动开发学习。
  ☆49Updated 5 years ago
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆38Updated 4 years ago
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆125Updated 2 years ago
• loongson-community / pmon
  Community's fork of Loongson PMON bootloader
  ☆31Updated last year
• verimake-team / SparkRoad-FPGA
  ☆14Updated 5 years ago
• linux1299 / DandRiscvSoC
  ☆11Updated 6 months ago
• rvboards / d1_demo
  The demo projects for Allwinner D1 SBC
  ☆24Updated 4 years ago
• Lichee-Pi / Tang_E203_Mini
  LicheeTang 蜂鸟E203 Core
  ☆198Updated 6 years ago
• sdoira / U96-SLAM
  ☆37Updated last year
• Adancurusul / EveIDE_LIGHT
  A lightweight IDE that supports verilog simulation and RISC-V code compilation
  ☆54Updated 3 years ago
• LiHao217 / RISC-V_article_paper_src
  riscv资料、论文等
  ☆143Updated 6 years ago