Alternatives and similar repositories for YADAN-Docs

Users that are interested in YADAN-Docs are comparing it to the libraries listed below

• verimake-team / SparkRoad-V
  ☆64Updated 11 months ago
• Adancurusul / EveIDE_LIGHT
  A lightweight IDE that supports verilog simulation and RISC-V code compilation
  ☆54Updated 3 years ago
• freecores / 8051
  8051 core
  ☆109Updated 11 years ago
• xddcore / OpenNNA2.0
  OpenNNA2.0，一个基于C语言(C99)的开源神经网络推理框架
  ☆92Updated 2 years ago
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆39Updated 4 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆29Updated 2 years ago
• FPGAGroup / gowinnes
  GoWin FPGA implement nes/fc
  ☆14Updated 2 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 5 years ago
• loykylewong / FPGA-Application-Development-and-Simulation
  《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
  ☆132Updated 2 weeks ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆87Updated 3 years ago
• linux1299 / DandRiscvSoC
  ☆10Updated 8 months ago
• Y-BoBo / RV32I-GPU
  RV32I Open Source GPU
  ☆14Updated 4 years ago
• AlSaqr-platform / he-soc
  ☆32Updated last week
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆126Updated 3 years ago
• shilicon / kr260_robotic_arm
  A robotic arm controller design based on AMD/Xilinx KR260 FPGA dev-kit.
  ☆157Updated 3 years ago
• DoneSEA / SEA
  ☆39Updated 5 years ago
• lingscale / cc01
  ☆30Updated 9 months ago
• suisuisi / FPGAandPeripheralInterface
  Peripheral Interface of FPGA
  ☆41Updated 4 years ago
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆17Updated last year
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆113Updated 3 years ago
• sipeed / sipeed_wiki
  sipeed wiki：https://wiki.sipeed.com
  ☆143Updated last week
• redlightASl / Notes
  ☆87Updated last week
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆59Updated 2 years ago
• ikwzm / ZynqMP-FPGA-Ubuntu20.04
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Ubuntu 20.04 Desktop Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆14Updated 4 years ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆154Updated last week
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆90Updated 5 years ago
• TYOD-SOC / RISCV-Accelerator
  ☆37Updated 7 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆43Updated 11 years ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆66Updated 3 years ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆39Updated last year