CSY-tvgo / YADAN-Docs
RISC-V YADAN Core, YADAN SoC, YADAN Board's Documentation, designed for engineering education. // 鸭蛋的文档。
☆15Updated 2 months ago
Alternatives and similar repositories for YADAN-Docs:
Users that are interested in YADAN-Docs are comparing it to the libraries listed below
- 8051 core☆103Updated 10 years ago
- Linux0.11 with MMU for K210(RISC-V) Version☆89Updated 5 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Yet another free 8051 FPGA core☆33Updated 6 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated 11 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆78Updated 3 years ago
- RV32I Open Source GPU☆11Updated 4 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆36Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 9 months ago
- sipeed opensource mechanical keyboard make with BL706☆68Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- Embedded libc，especially for RISC-V.☆34Updated this week
- ☆31Updated this week
- ☆11Updated this week
- Nuclei Board Labs☆57Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- ☆35Updated last year
- ☆14Updated 5 years ago
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆52Updated 2 years ago
- Learn Verilog☆35Updated 2 years ago
- OpenFPGA ICE40UP5K☆32Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆35Updated last year
- Open source high performance IEEE-754 floating unit☆67Updated last year
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆23Updated last year
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- Yocto project for Xuantie RISC-V CPU☆38Updated 3 months ago