Alternatives and similar repositories for YADAN-Docs:

Users that are interested in YADAN-Docs are comparing it to the libraries listed below

• riscv-mcu / ses_nuclei_sdk_projects
  SEGGER Embedded Studio Projects For Nuclei SDK
  ☆21Updated 4 years ago
• michaelliao / learn-verilog
  Learn Verilog
  ☆35Updated 2 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• freecores / 8051
  8051 core
  ☆103Updated 10 years ago
• zhengyangliu / simple-gcc-stm32-project
  ☆9Updated 8 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆41Updated 10 years ago
• TerayTech / TT_Digilent_JTAG_HS2
  用于xilinx平台的简易自制下载器。
  ☆95Updated 4 years ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆33Updated 6 years ago
• Y-BoBo / RV32I-GPU
  RV32I Open Source GPU
  ☆11Updated 4 years ago
• linux1299 / DandRiscvSoC
  ☆11Updated 3 weeks ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• DreamSourceLab / DSLogic-hdl
  An open source FPGA design for DSLogic
  ☆151Updated 10 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆103Updated 2 years ago
• verimake-team / SparkRoad-V
  ☆63Updated 3 months ago
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆37Updated 3 years ago
• Adancurusul / EveIDE_LIGHT
  A lightweight IDE that supports verilog simulation and RISC-V code compilation
  ☆52Updated 2 years ago
• wuhanstudio / micro_ros
  MicroROS on RT-Thread (ROS2).
  ☆23Updated 2 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• verimake-team / SparkRoad-FPGA
  ☆14Updated 5 years ago
• Lichee-Pi / Tang_FPGA_Examples
  LicheeTang FPGA Examples
  ☆121Updated 5 years ago
• FPGAGroup / gowinnes
  GoWin FPGA implement nes/fc
  ☆14Updated last year
• rvboards / d1_demo
  The demo projects for Allwinner D1 SBC
  ☆24Updated 3 years ago
• DoneSEA / SEA
  ☆40Updated 4 years ago
• sdoira / U96-SLAM
  ☆35Updated last year
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆59Updated last year
• plctlab / mlibc
  Embedded libc，especially for RISC-V.
  ☆34Updated 2 weeks ago
• BitOpenFPGA / OpenICE
  OpenFPGA ICE40UP5K
  ☆32Updated 4 years ago
• nucleisys / n200-doc
  Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php
  ☆25Updated 4 years ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆80Updated 3 years ago
• xunqianxun / liguoqi-rv64-cpu
  RISC-V 64 CPU
  ☆10Updated 2 years ago