CSY-tvgo / YADAN-DocsLinks
RISC-V YADAN Core, YADAN SoC, YADAN Board's Documentation, designed for engineering education. // 鸭蛋的文档。
☆17Updated 7 months ago
Alternatives and similar repositories for YADAN-Docs
Users that are interested in YADAN-Docs are comparing it to the libraries listed below
Sorting:
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆82Updated 3 years ago
- 8051 core☆106Updated 11 years ago
- ☆36Updated last year
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆131Updated 2 weeks ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- ☆64Updated 7 months ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆46Updated 5 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated last year
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆52Updated 3 years ago
- The repository contains Microprocessor Principles , ARM , FPGA , DSP , MCU-C51 , assembly and other hardware tutorials.☆34Updated 2 years ago
- A robotic arm controller design based on AMD/Xilinx KR260 FPGA dev-kit.☆157Updated 2 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆11Updated 4 months ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Updated 3 years ago
- Nuclei Board Labs☆61Updated last year
- SEGGER Embedded Studio Projects For Nuclei SDK☆22Updated 4 years ago
- 用于xilinx平台的简易自制下载器。☆96Updated 5 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- Smart camera with OV 7670 and Zynq☆42Updated 3 years ago
- 国产VU13P加速卡资料☆76Updated 5 months ago
- Peripheral Interface of FPGA☆40Updated 4 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago
- 用Altera FPGA芯片自制CPU☆41Updated 11 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- iCESugar FPGA Board (base on iCE40UP5k)☆401Updated last month
- riscv资料、论文等☆143Updated 6 years ago