CSY-tvgo / YADAN-DocsLinks
RISC-V YADAN Core, YADAN SoC, YADAN Board's Documentation, designed for engineering education. // 鸭蛋的文档。
☆17Updated 10 months ago
Alternatives and similar repositories for YADAN-Docs
Users that are interested in YADAN-Docs are comparing it to the libraries listed below
Sorting:
- 8051 core☆109Updated 11 years ago
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆54Updated 3 years ago
- Linux0.11 with MMU for K210(RISC-V) Version☆89Updated 5 years ago
- ☆32Updated last month
- ☆64Updated 10 months ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆86Updated 3 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
- Learn Verilog☆35Updated 7 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆33Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- ☆10Updated 7 months ago
- OpenNNA2.0,一个基于C语言(C99)的开源神经网络推理框架☆92Updated 2 years ago
- ☆39Updated 5 years ago
- A robotic arm controller design based on AMD/Xilinx KR260 FPGA dev-kit.☆157Updated 2 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 3 weeks ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆52Updated 4 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆61Updated 2 years ago
- GoWin FPGA implement nes/fc☆14Updated 2 years ago
- 用Altera FPGA芯片自制CPU☆43Updated 11 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated last year
- ☆30Updated 8 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- sipeed wiki:https://wiki.sipeed.com☆142Updated this week
- ☆86Updated 2 weeks ago
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 6 months ago
- Yet another free 8051 FPGA core☆36Updated 7 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago