Documentation of YADAN, a RISC-V Core, SoC, and Board. Designed for engineering education. // 鸭蛋的文档。
☆16Jun 9, 2026Updated 4 months ago
Alternatives and similar repositories for YADAN-Docs
Users that are interested in YADAN-Docs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SJTU-EI332 计算机组成实验 pipelined cpu☆12Jun 11, 2020Updated 6 years ago
- My Slides☆17Jun 10, 2025Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- ☆14Oct 19, 2019Updated 7 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆15Feb 14, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC V 32 bit Base ISA Implementation.☆15May 28, 2024Updated 2 years ago
- Hardware Architecture for 30fps Full-HD Guided Image Filter☆12Jul 20, 2019Updated 7 years ago
- ☆65Jan 16, 2025Updated last year
- path coverage algorithm for drones using reinforcement learning☆13Aug 13, 2020Updated 6 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- ffmpeg + x264+ x265 + libde265 + opengl es display☆16Dec 24, 2016Updated 9 years ago
- QuardStar Tutorial is all you need !☆20Sep 11, 2024Updated 2 years ago
- A summary for existing real rain images datasets☆11Mar 24, 2021Updated 5 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13May 13, 2021Updated 5 years ago
- Dehaze input images/ video☆14Feb 15, 2025Updated last year
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- IPC latency test for ROS2, multi-process☆10Oct 16, 2021Updated 5 years ago
- ☆10Sep 28, 2021Updated 5 years ago
- ☆11Feb 20, 2025Updated last year
- a simple armv8 operating os for study☆38Apr 28, 2026Updated 6 months ago
- ☆12Mar 1, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆12Mar 14, 2024Updated 2 years ago
- writing c compiler in rust. inspired by https://www.sigbus.info/compilerbook☆14Jul 11, 2021Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- 基于STC89C52的MPU6050计步器☆11Sep 19, 2021Updated 5 years ago
- ☆18Jul 2, 2023Updated 3 years ago
- Ground-Aware Point Cloud Semantic Segmentation for Autonomous Driving. ACM Multimedia 2019.☆12Sep 19, 2019Updated 7 years ago
- iThome 2021 (13屆) 鐵人賽【arm platforms組】 ─ 爭什麼，把AI和MCU摻在一起做tinyML就 對了！☆10Oct 22, 2021Updated 5 years ago
- ROS wrapper for Singleshotpose☆20May 27, 2021Updated 5 years ago
- Course Website for OS Autumn 2021 at Fudan University☆14Feb 1, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 西安电子科技大学本科生毕业设计（论文）LaTeX模板☆11Jun 7, 2016Updated 10 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated last year
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- 这是一个基于多路传感器（加速度传感器，陀螺仪）数据集，利用机器学习算法对人体行为进行分类识别的项目。采用的数据集来自UCI机器学习数据库，识别算法有逻辑回归、梯度提升树、随机森林、线性SVM四种，主要利用sklearn机器学习来实现。☆11May 27, 2019Updated 7 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- My personal research work mainly on SLAM, includes **Relocalization and Multi-sensor Information Fusion.☆11Aug 4, 2021Updated 5 years ago
- Writing my own Verilog code for the book <Advanced Chip Design Practical Examples in Verilog>☆10May 4, 2023Updated 3 years ago