yuhsuan-t / NPU-ArchitectureLinks
CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations
☆19Updated 8 years ago
Alternatives and similar repositories for NPU-Architecture
Users that are interested in NPU-Architecture are comparing it to the libraries listed below
Sorting:
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- ☆29Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- ☆26Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- ☆34Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- ☆16Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 7 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆15Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆28Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆12Updated 9 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆27Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year