sycuricon / starshipView external linksLinks
Run rocket-chip on FPGA
☆77Nov 16, 2025Updated 3 months ago
Alternatives and similar repositories for starship
Users that are interested in starship are comparing it to the libraries listed below
Sorting:
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Sep 17, 2022Updated 3 years ago
- Run Linux on RISC-V Spike Simulator☆67Nov 21, 2025Updated 2 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 9 months ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆13Apr 7, 2025Updated 10 months ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- ☆11Apr 7, 2022Updated 3 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ☆71Feb 2, 2026Updated 2 weeks ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 3 weeks ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 3 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Dec 14, 2021Updated 4 years ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- ☆33Mar 20, 2025Updated 10 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Open-source non-blocking L2 cache☆52Updated this week
- Modern co-simulation framework for RISC-V CPUs☆171Feb 10, 2026Updated last week
- ☆20Sep 24, 2025Updated 4 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,050Updated this week
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 7 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated last year
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- chisel tutorial exercises and answers☆743Jan 6, 2022Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Open-source high-performance non-blocking cache☆94Updated this week
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week