sycuricon / starshipLinks
Run rocket-chip on FPGA
☆70Updated 8 months ago
Alternatives and similar repositories for starship
Users that are interested in starship are comparing it to the libraries listed below
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated 2 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- Chisel examples and code snippets☆255Updated 3 years ago
- XiangShan Frontend Develop Environment☆64Updated this week
- ☆67Updated 5 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- ☆86Updated 3 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- RISC-V Torture Test☆195Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated 11 months ago
- ☆182Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- Unit tests generator for RVV 1.0☆89Updated 3 weeks ago
- ☆74Updated 3 months ago
- chipyard in mill :P☆78Updated last year
- Open source high performance IEEE-754 floating unit☆83Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- Documentation for RISC-V Spike☆102Updated 6 years ago