sycuricon / starshipLinks
Run rocket-chip on FPGA
☆70Updated 9 months ago
Alternatives and similar repositories for starship
Users that are interested in starship are comparing it to the libraries listed below
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- XiangShan Frontend Develop Environment☆64Updated this week
- ☆67Updated 6 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- Chisel examples and code snippets☆257Updated 3 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- ☆86Updated last week
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- ☆97Updated this week
- RISC-V Torture Test☆197Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Updated last year
- ☆78Updated 4 months ago
- ☆182Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆29Updated 5 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago