sycuricon / starshipLinks
Run rocket-chip on FPGA
☆68Updated 6 months ago
Alternatives and similar repositories for starship
Users that are interested in starship are comparing it to the libraries listed below
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- ☆67Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆15Updated last year
- Chisel examples and code snippets☆251Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆175Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.