sycuricon / starshipLinks
Run rocket-chip on FPGA
☆77Updated 2 months ago
Alternatives and similar repositories for starship
Users that are interested in starship are comparing it to the libraries listed below
Sorting:
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- Pick your favorite language to verify your chip.☆77Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆221Updated 2 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆78Updated 5 years ago
- Chisel examples and code snippets☆265Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆71Updated this week
- Chisel Learning Journey☆111Updated 2 years ago
- XiangShan Frontend Develop Environment☆68Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Updated 2 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆92Updated 4 months ago
- A dynamic verification library for Chisel.☆160Updated last year
- ☆90Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆225Updated 2 months ago
- ☆123Updated this week
- ☆192Updated 2 years ago
- ☆82Updated last year
- RISC-V Torture Test☆211Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆195Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆118Updated 2 months ago
- Documentation for RISC-V Spike☆105Updated 7 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Updated 5 years ago
- Advanced Architecture Labs with CVA6☆73Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year