sycuricon / starshipLinks
Run rocket-chip on FPGA
☆76Updated last week
Alternatives and similar repositories for starship
Users that are interested in starship are comparing it to the libraries listed below
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- XiangShan Frontend Develop Environment☆67Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- ☆67Updated 8 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- ☆87Updated 3 weeks ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Chisel examples and code snippets☆259Updated 3 years ago
- ☆83Updated 6 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- ☆104Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- Pick your favorite language to verify your chip.☆70Updated last week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- ☆190Updated last year
- RISC-V Torture Test☆200Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- ☆22Updated 2 years ago
- ☆198Updated 4 months ago
- Documentation for RISC-V Spike☆106Updated 7 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- ☆18Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago