Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components
☆20Mar 10, 2018Updated 7 years ago
Alternatives and similar repositories for Weighted-Round-Robin-Arbiter
Users that are interested in Weighted-Round-Robin-Arbiter are comparing it to the libraries listed below
Sorting:
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆53Aug 5, 2018Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- ☆14Feb 24, 2025Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago