shawn110285 / CookabarraLinks
a training-target implementation of rv32im, designed to be simple and easy to understand
☆61Updated 3 years ago
Alternatives and similar repositories for Cookabarra
Users that are interested in Cookabarra are comparing it to the libraries listed below
Sorting:
- ☆195Updated 3 months ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Collect some IC textbooks for learning.☆165Updated 3 years ago
- ☆87Updated this week
- ☆64Updated 3 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- AXI总线连接器☆104Updated 5 years ago
- ☆44Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Some useful documents of Synopsys☆86Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- ☆65Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆69Updated 9 years ago
- Verilog Configurable Cache☆183Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago