a training-target implementation of rv32im, designed to be simple and easy to understand
☆60Dec 27, 2021Updated 4 years ago
Alternatives and similar repositories for Cookabarra
Users that are interested in Cookabarra are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Jul 14, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple UVM testbench development using the uvmtb_template files☆25Jan 16, 2025Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆32Mar 13, 2025Updated last year
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated 2 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RV64emu is a riscv64 emulator written in rust,can run linux !☆23Oct 5, 2024Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆14Dec 4, 2025Updated 7 months ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆43Jan 2, 2022Updated 4 years ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆17Sep 8, 2022Updated 3 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- ☆18Jul 5, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Cortex M0 based SoC☆79Sep 9, 2021Updated 4 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- ☆10Apr 4, 2025Updated last year
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Jul 3, 2021Updated 5 years ago
- The sources of the online SpinalHDL doc☆31Jul 13, 2026Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆53Mar 31, 2026Updated 3 months ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jun 30, 2026Updated 3 weeks ago
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- ☆10Jun 7, 2022Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆19Apr 18, 2022Updated 4 years ago