shawn110285 / Cookabarra
a training-target implementation of rv32im, designed to be simple and easy to understand
☆56Updated 3 years ago
Alternatives and similar repositories for Cookabarra:
Users that are interested in Cookabarra are comparing it to the libraries listed below
- AXI协议规范中文翻译版☆141Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated 3 weeks ago
- ☆127Updated 2 weeks ago
- ☆63Updated 2 years ago
- ☆79Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆92Updated last year
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- ☆62Updated 4 years ago
- ☆41Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- Collect some IC textbooks for learning.☆126Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆87Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆90Updated 4 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- ☆36Updated 6 years ago
- ☆57Updated 2 months ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- Some useful documents of Synopsys☆66Updated 3 years ago
- CPU Design Based on RISCV ISA☆94Updated 9 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆34Updated 4 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week