shawn110285 / CookabarraView external linksLinks
a training-target implementation of rv32im, designed to be simple and easy to understand
☆61Dec 27, 2021Updated 4 years ago
Alternatives and similar repositories for Cookabarra
Users that are interested in Cookabarra are comparing it to the libraries listed below
Sorting:
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Sep 21, 2022Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Dec 24, 2025Updated last month
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- A small Neural Network Processor for Edge devices.☆15Nov 22, 2022Updated 3 years ago
- Simple UVM testbench development using the uvmtb_template files☆22Jan 16, 2025Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆24Mar 13, 2025Updated 11 months ago
- ☆14Nov 5, 2017Updated 8 years ago
- RV64emu is a riscv64 emulator written in rust,can run linux !☆22Oct 5, 2024Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Sep 17, 2022Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- ☆18Jul 5, 2023Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Jan 2, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Open-source Neural Processing Unit (NPU) from China ❤☆35Jan 29, 2025Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Introduction to Computer Systems (II), Spring 2021☆52Jul 3, 2021Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Aug 28, 2025Updated 5 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Oct 14, 2024Updated last year
- The sources of the online SpinalHDL doc☆30Jan 27, 2026Updated 2 weeks ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 3 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- 协程上下文切换☆10Jul 18, 2024Updated last year
- An ARMv8 virtual platform based on QEMU and VCML☆47Updated this week
- Microarchitecture diagrams of several CPUs☆47Updated this week
- Just for fun riscv64 emulator, which boots the Linux.☆41Dec 14, 2022Updated 3 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- ☆46May 28, 2023Updated 2 years ago
- A Claude Code skill for structured, spec-driven development with phase-by-phase workflow and living documentation☆24Jan 5, 2026Updated last month