shawn110285 / Cookabarra
a training-target implementation of rv32im, designed to be simple and easy to understand
☆55Updated 3 years ago
Alternatives and similar repositories for Cookabarra:
Users that are interested in Cookabarra are comparing it to the libraries listed below
- An AXI4 crossbar implementation in SystemVerilog☆137Updated last month
- ☆63Updated 2 years ago
- ☆79Updated last month
- ☆127Updated 3 weeks ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- ☆62Updated 4 years ago
- ☆41Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- Some useful documents of Synopsys☆66Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- ☆58Updated 2 months ago
- CPU Design Based on RISCV ISA☆95Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆35Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆190Updated last week
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆92Updated last year
- FFT generator using Chisel☆58Updated 3 years ago
- ☆36Updated 6 years ago
- Run rocket-chip on FPGA☆65Updated 4 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- OpenXuantie - OpenE902 Core☆142Updated 8 months ago
- AXI总线连接器☆96Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year