shawn110285 / CookabarraLinks
a training-target implementation of rv32im, designed to be simple and easy to understand
☆60Updated 3 years ago
Alternatives and similar repositories for Cookabarra
Users that are interested in Cookabarra are comparing it to the libraries listed below
Sorting:
- ☆176Updated last month
- Collect some IC textbooks for learning.☆150Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- AXI协议规范中文翻译版☆159Updated 3 years ago
- ☆86Updated 3 months ago
- ☆43Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- ☆64Updated 2 years ago
- CPU Design Based on RISCV ISA☆118Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆117Updated 12 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆65Updated 5 years ago
- AXI总线连接器☆102Updated 5 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆67Updated 9 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- Some useful documents of Synopsys☆77Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆295Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago