shawn110285 / CookabarraLinks
a training-target implementation of rv32im, designed to be simple and easy to understand
☆59Updated 3 years ago
Alternatives and similar repositories for Cookabarra
Users that are interested in Cookabarra are comparing it to the libraries listed below
Sorting:
- ☆64Updated 2 years ago
- ☆158Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- AXI协议规范中文翻译版☆150Updated 2 years ago
- ☆86Updated last month
- ☆42Updated 3 years ago
- ☆64Updated last month
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆37Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆67Updated 3 months ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- Collect some IC textbooks for learning.☆138Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- ☆36Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week