A Hardware MD5 Cracker for the Cyclone V SoC
☆12Mar 25, 2015Updated 11 years ago
Alternatives and similar repositories for md5cracker
Users that are interested in md5cracker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 4 years ago
- A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…☆68Feb 15, 2022Updated 4 years ago
- A web app that tests your typing skills with your own text developed in dart with flutter☆12Mar 12, 2021Updated 5 years ago
- A WiFi recording sign that automatically lights up when recording in a DAW.☆17Sep 27, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EDA component libraries☆18Jun 16, 2017Updated 9 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- An example of how to use Avalon interrupts on the Cyclone V FPGA☆14May 25, 2014Updated 12 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- my vim/neovim config☆15Feb 22, 2021Updated 5 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Documentation for the Lime Microsystems Field Programmable RF (FPRF) Transceiver IC☆33May 26, 2016Updated 10 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Jupyterlab extension containing a UI for debugging☆10Dec 2, 2019Updated 6 years ago
- ☆12May 24, 2019Updated 7 years ago
- FPGA development platform for high-performance RF and digital design☆31Dec 3, 2015Updated 10 years ago
- ☆23Jul 14, 2026Updated 3 months ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆17Apr 17, 2025Updated last year
- A Jupyter widget that renders the Microsoft's Monaco text editor inline within the notebook.☆10Jan 6, 2023Updated 3 years ago
- ☆10Apr 10, 2022Updated 4 years ago
- BOE Hardware Design☆11Apr 3, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tydi: an open specification for complex data structures over hardware streams☆16Mar 14, 2023Updated 3 years ago
- Alcove is an MCP server that gives AI coding agents on-demand access to your private project docs — BM25 + vector hybrid search for preci…☆17Oct 23, 2026Updated last week
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 5 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- Hexo theme using the metronic corporate frontend framework.☆11Mar 6, 2023Updated 3 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- A simple, generic text rendering system in Zig, based on FreeType and HarfBuzz.☆15Sep 14, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- OpenVC, an open source VHDL compiler/simulator☆20Oct 7, 2012Updated 14 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- libevent-based client and server, designed to explore the limit of a TCP-based server with a *huge* number of clients☆10Aug 16, 2019Updated 7 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- A macro for FreeCAD that creates a keyboard plate based on input from keyboard-layout-editor.com☆11May 14, 2024Updated 2 years ago