zhemao / md5cracker
A Hardware MD5 Cracker for the Cyclone V SoC
☆12Updated 10 years ago
Alternatives and similar repositories for md5cracker
Users that are interested in md5cracker are comparing it to the libraries listed below
Sorting:
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- USB -> AXI Debug Bridge☆38Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Verilog FT245 to AXI stream interface☆29Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆48Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆85Updated 2 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated 10 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- RFID tag and tester in Verilog☆37Updated 12 years ago
- FPGA board-level debugging and reverse-engineering tool☆37Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆91Updated 5 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆57Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆63Updated 2 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 6 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- ☆26Updated last year
- Generic Logic Interfacing Project☆46Updated 4 years ago