linux1299 / DandRiscvSoCLinks
☆11Updated 6 months ago
Alternatives and similar repositories for DandRiscvSoC
Users that are interested in DandRiscvSoC are comparing it to the libraries listed below
Sorting:
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆42Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆111Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- XiangShan Frontend Develop Environment☆66Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 3 weeks ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated 2 weeks ago
- ☆54Updated 6 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- ☆95Updated last month
- ☆64Updated 3 years ago
- ☆37Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆115Updated 7 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Nuclei Board Labs☆58Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆153Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year