sh-vlad/FPGA_rtime_HDR_video external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

sh-vlad/FPGA_rtime_HDR_video

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/sh-vlad/FPGA_rtime_HDR_video)

Close

sh-vlad / FPGA_rtime_HDR_videoView on GitHubMore

• External links
• Readme badge

We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.

☆31May 18, 2019Updated 6 years ago

Alternatives and similar repositories for FPGA_rtime_HDR_video

Users that are interested in FPGA_rtime_HDR_video are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• ChienKaiMa / HDR-Imaging-with-FPGA

  View on GitHub
  High Dynamic Range imaging with Altera DE2-115.
  ☆13Mar 1, 2021Updated 5 years ago
• markos-stefanidis / FPGA-Based-HDR-algorithm

  View on GitHub
  Hardware implementation of HDR image producing algorithm
  ☆16Sep 30, 2022Updated 3 years ago
• cuongtvee / Video-and-Image-Processing-Design-Using-FPGAs

  View on GitHub
  Video and Image Processing
  ☆40May 17, 2021Updated 4 years ago
• zhemao / md5cracker

  View on GitHub
  A Hardware MD5 Cracker for the Cyclone V SoC
  ☆12Mar 25, 2015Updated 11 years ago
• tuliopereirab / arithmetic-encoder-av1

  View on GitHub
  This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…
  ☆34Oct 4, 2022Updated 3 years ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• VideoGPU / MIPI_CSI2_TX

  View on GitHub
  VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes
  ☆79Mar 14, 2026Updated 2 weeks ago
• Xilinx / hdf-examples

  View on GitHub
  ☆17Sep 20, 2023Updated 2 years ago
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer

  View on GitHub
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆42Jun 22, 2021Updated 4 years ago
• damdoy / fpga_image_processing

  View on GitHub
  IP operations in verilog (simulation and implementation on ice40)
  ☆64Oct 24, 2019Updated 6 years ago
• jdibenes / zcu102_two_cameras

  View on GitHub
  ZCU102 two IMX274 camera design.
  ☆12Feb 3, 2023Updated 3 years ago
• delhatch / Red_Tracker

  View on GitHub
  Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …
  ☆15Jan 19, 2018Updated 8 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆16Nov 8, 2025Updated 4 months ago
• freecores / video_stream_scaler

  View on GitHub
  Video Stream Scaler
  ☆39Jul 17, 2014Updated 11 years ago
• C-L-G / video_timing_generator

  View on GitHub
  标准视频时序生成器
  ☆10Feb 9, 2020Updated 6 years ago
• Proton VPN Special Offer - Get 70% off • Ad
  Special partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
• VVicer / anlu-EG-ISP

  View on GitHub
  基于安路开发板的bayer视频简单处理
  ☆19Aug 8, 2024Updated last year
• ahmedshahein / DSP-RTL-Lib

  View on GitHub
  RTL Verilog library for various DSP modules
  ☆95Feb 17, 2022Updated 4 years ago
• mcjtag / eth_switch

  View on GitHub
  Verilog Ethernet Switch (layer 2)
  ☆52Oct 18, 2023Updated 2 years ago
• edwardclin2003 / LowPassFilterImageFPGA

  View on GitHub
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Sep 22, 2015Updated 10 years ago
• VideoGPU / FMC_MIPI

  View on GitHub
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆21Apr 12, 2023Updated 2 years ago
• linuxbest / ahci_mpi

  View on GitHub
  an sata controller using smallest resource.
  ☆17Feb 5, 2014Updated 12 years ago
• FeldmeierMichael / MIPI_CSI_2

  View on GitHub
  ☆14Aug 1, 2023Updated 2 years ago
• vfinotti / ahb3lite_dma

  View on GitHub
  DMA core compatible with AHB3-Lite
  ☆10Mar 30, 2019Updated 6 years ago
• bxinquan / zynqmp_cam_isp_demo

  View on GitHub
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆110Dec 18, 2022Updated 3 years ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• splinedrive / fpga_rtc_alarm_clock

  View on GitHub
  fpga i2c rtc oled based clock with alarm supports buzzer
  ☆16May 15, 2021Updated 4 years ago
• ahegazy / vlsi-notes

  View on GitHub
  Digital IC design and vlsi notes
  ☆13Jun 24, 2020Updated 5 years ago
• bselimoglu / SoC-ZedBoard-Zynq-7000-Labs

  View on GitHub
  Hardware and Software Co-design implementations
  ☆15Dec 5, 2019Updated 6 years ago
• letitbe0201 / AXI-DMA-master-verification

  View on GitHub
  ☆28May 11, 2021Updated 4 years ago
• kei-seu / I2C

  View on GitHub
  UVM verification platform for DW_apb_i2c IP core(Master Mode)
  ☆12Aug 21, 2023Updated 2 years ago
• funannoka / SoC-Design-DDR3-Controller

  View on GitHub
  DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog
  ☆32Nov 6, 2018Updated 7 years ago
• QuantumQuadrate / HamamatsuCameralink

  View on GitHub
  FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.
  ☆22Nov 25, 2015Updated 10 years ago
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago
• bxinquan / zynq_cam_isp_demo

  View on GitHub
  基于verilog实现了ISP图像处理IP
  ☆324Nov 28, 2022Updated 3 years ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆48Oct 24, 2021Updated 4 years ago
• drom / spi

  View on GitHub
  spi memory controller
  ☆24Jan 5, 2017Updated 9 years ago
• openasic-org / xkISP

  View on GitHub
  xkISP：Xinkai ISP IP Core (HLS)
  ☆306Mar 14, 2023Updated 3 years ago
• myriadrf / FreeSRP_GW

  View on GitHub
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆26Apr 12, 2017Updated 8 years ago
• freecores / ps2

  View on GitHub
  PS2 interface
  ☆18Dec 4, 2017Updated 8 years ago
• MicrochipTech / fpga-hls-libraries

  View on GitHub
  ☆14Jan 22, 2026Updated 2 months ago
• nelsoncsc / sv_image

  View on GitHub
  Reusable image processing modules in SystemVerilog
  ☆33Aug 7, 2017Updated 8 years ago