sh-vlad/FPGA_rtime_HDR_video external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

sh-vlad/FPGA_rtime_HDR_video

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/sh-vlad/FPGA_rtime_HDR_video)

Close

sh-vlad / FPGA_rtime_HDR_videoView on GitHubMore

• External links
• Readme badge

We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.

☆32May 18, 2019Updated 7 years ago

Alternatives and similar repositories for FPGA_rtime_HDR_video

Users that are interested in FPGA_rtime_HDR_video are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• ChienKaiMa / HDR-Imaging-with-FPGA

  View on GitHub
  High Dynamic Range imaging with Altera DE2-115.
  ☆14Mar 1, 2021Updated 5 years ago
• markos-stefanidis / FPGA-Based-HDR-algorithm

  View on GitHub
  Hardware implementation of HDR image producing algorithm
  ☆16Sep 30, 2022Updated 4 years ago
• delhatch / Red_Tracker

  View on GitHub
  Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …
  ☆15Jan 19, 2018Updated 8 years ago
• damdoy / fpga_image_processing

  View on GitHub
  IP operations in verilog (simulation and implementation on ice40)
  ☆65Oct 24, 2019Updated 7 years ago
• cuongtvee / Video-and-Image-Processing-Design-Using-FPGAs

  View on GitHub
  Video and Image Processing
  ☆40May 17, 2021Updated 5 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• love-sabers / FPGA_ISP

  View on GitHub
  ☆18Mar 30, 2025Updated last year
• zhemao / md5cracker

  View on GitHub
  A Hardware MD5 Cracker for the Cyclone V SoC
  ☆12Mar 25, 2015Updated 11 years ago
• VideoGPU / MIPI_CSI2_TX

  View on GitHub
  VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes
  ☆85Oct 17, 2026Updated 2 weeks ago
• Frogwells / fpga_cmos_design

  View on GitHub
  这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西
  ☆37Nov 11, 2017Updated 8 years ago
• VVicer / anlu-EG-ISP

  View on GitHub
  基于安路开发板的bayer视频简单处理
  ☆20Aug 8, 2024Updated 2 years ago
• Xilinx / hdf-examples

  View on GitHub
  ☆17Sep 20, 2023Updated 3 years ago
• jdibenes / zcu102_two_cameras

  View on GitHub
  ZCU102 two IMX274 camera design.
  ☆12Feb 3, 2023Updated 3 years ago
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer

  View on GitHub
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆47Jun 22, 2021Updated 5 years ago
• parthpower / aes-fpga

  View on GitHub
  AES implementation on FPGA
  ☆13Apr 17, 2016Updated 10 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆16Nov 8, 2025Updated 11 months ago
• bxinquan / zynqmp_cam_isp_demo

  View on GitHub
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆127Dec 18, 2022Updated 3 years ago
• Passionate0424 / CLAHE_verilog

  View on GitHub
  verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…
  ☆21Apr 30, 2026Updated 6 months ago
• openasic-org / xkISP

  View on GitHub
  xkISP：Xinkai ISP IP Core (HLS)
  ☆325Mar 14, 2023Updated 3 years ago
• C-L-G / video_timing_generator

  View on GitHub
  标准视频时序生成器
  ☆10Feb 9, 2020Updated 6 years ago
• xiesicong / pcie_x2

  View on GitHub
  fpga PCIE测速，采用riffa架构
  ☆12Mar 15, 2021Updated 5 years ago
• phdegen / object_detection_on_zynq_mpsoc

  View on GitHub
  ☆19Aug 25, 2017Updated 9 years ago
• TooyamaYuuouji / UVM_example-amplifier

  View on GitHub
  A simple UVM project. The DUT(RTL) is a simple amplifier.
  ☆10Sep 28, 2022Updated 4 years ago
• freecores / video_stream_scaler

  View on GitHub
  Video Stream Scaler
  ☆43Jul 17, 2014Updated 12 years ago
• Deploy open-source AI quickly and easily - Special Bonus Offer • Ad
  Runpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
• antmicro / openssd-nvme

  View on GitHub
  ☆39Mar 10, 2021Updated 5 years ago
• Angelic47 / GowinDDR3_AXI4_SpinalHDL

  View on GitHub
  Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现
  ☆30Mar 3, 2024Updated 2 years ago
• mmattioli / hardware-sort

  View on GitHub
  Hardware-accelerated sorting algorithm
  ☆16May 4, 2020Updated 6 years ago
• edwardclin2003 / LowPassFilterImageFPGA

  View on GitHub
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Sep 22, 2015Updated 11 years ago
• Nitcloud / Image_sim

  View on GitHub
  基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）
  ☆53Apr 23, 2020Updated 6 years ago
• ahmedshahein / DSP-RTL-Lib

  View on GitHub
  RTL Verilog library for various DSP modules
  ☆103Feb 17, 2022Updated 4 years ago
• John-Leitch / fpga-md5-cracker

  View on GitHub
  A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…
  ☆68Feb 15, 2022Updated 4 years ago
• bxinquan / zynq_cam_isp_demo

  View on GitHub
  基于verilog实现了ISP图像处理IP
  ☆346Nov 28, 2022Updated 3 years ago
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 3 years ago
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• codyps / wimax_ofdm

  View on GitHub
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19May 28, 2012Updated 14 years ago
• giuseppedongiovanni / nvme_comp_storage

  View on GitHub
  Computational Storage Device based on the open source project OpenSSD.
  ☆33Oct 25, 2020Updated 6 years ago
• ucam-comparch / pcie-sata-adaptor-board

  View on GitHub
  PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs
  ☆25Sep 17, 2013Updated 13 years ago
• VideoGPU / FMC_MIPI

  View on GitHub
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆22Oct 18, 2026Updated 2 weeks ago
• bxinquan / nios2_cam_isp_demo

  View on GitHub
  基于verilog实现了ISP图像处理IP(Altera EP4CE6)
  ☆25Jul 15, 2022Updated 4 years ago
• funannoka / SoC-Design-DDR3-Controller

  View on GitHub
  DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog
  ☆33Nov 6, 2018Updated 8 years ago
• dtysky / FPGA-Imaging-Library

  View on GitHub
  An open source library for image processing on FPGA.
  ☆644Jun 16, 2015Updated 11 years ago