sh-vlad/FPGA_rtime_HDR_video external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

sh-vlad/FPGA_rtime_HDR_video

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/sh-vlad/FPGA_rtime_HDR_video)

Close

sh-vlad / FPGA_rtime_HDR_videoView on GitHubMore

• External links
• Readme badge

We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.

☆32May 18, 2019Updated 7 years ago

Alternatives and similar repositories for FPGA_rtime_HDR_video

Users that are interested in FPGA_rtime_HDR_video are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• ChienKaiMa / HDR-Imaging-with-FPGA

  View on GitHub
  High Dynamic Range imaging with Altera DE2-115.
  ☆14Mar 1, 2021Updated 5 years ago
• markos-stefanidis / FPGA-Based-HDR-algorithm

  View on GitHub
  Hardware implementation of HDR image producing algorithm
  ☆16Sep 30, 2022Updated 3 years ago
• cuongtvee / Video-and-Image-Processing-Design-Using-FPGAs

  View on GitHub
  Video and Image Processing
  ☆40May 17, 2021Updated 5 years ago
• zhemao / md5cracker

  View on GitHub
  A Hardware MD5 Cracker for the Cyclone V SoC
  ☆12Mar 25, 2015Updated 11 years ago
• VVicer / anlu-EG-ISP

  View on GitHub
  基于安路开发板的bayer视频简单处理
  ☆20Aug 8, 2024Updated last year
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer

  View on GitHub
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆45Jun 22, 2021Updated 5 years ago
• damdoy / fpga_image_processing

  View on GitHub
  IP operations in verilog (simulation and implementation on ice40)
  ☆64Oct 24, 2019Updated 6 years ago
• Xilinx / hdf-examples

  View on GitHub
  ☆17Sep 20, 2023Updated 2 years ago
• delhatch / Red_Tracker

  View on GitHub
  Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …
  ☆15Jan 19, 2018Updated 8 years ago
• tuliopereirab / arithmetic-encoder-av1

  View on GitHub
  This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…
  ☆38Oct 4, 2022Updated 3 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆16Nov 8, 2025Updated 8 months ago
• freecores / video_stream_scaler

  View on GitHub
  Video Stream Scaler
  ☆42Jul 17, 2014Updated 12 years ago
• C-L-G / video_timing_generator

  View on GitHub
  标准视频时序生成器
  ☆10Feb 9, 2020Updated 6 years ago
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 3 years ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• ahmedshahein / DSP-RTL-Lib

  View on GitHub
  RTL Verilog library for various DSP modules
  ☆99Feb 17, 2022Updated 4 years ago
• antmicro / openssd-nvme

  View on GitHub
  ☆38Mar 10, 2021Updated 5 years ago
• VideoGPU / FMC_MIPI

  View on GitHub
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆21Apr 12, 2023Updated 3 years ago
• phdegen / object_detection_on_zynq_mpsoc

  View on GitHub
  ☆19Aug 25, 2017Updated 8 years ago
• FeldmeierMichael / MIPI_CSI_2

  View on GitHub
  ☆15Aug 1, 2023Updated 2 years ago
• bxinquan / zynqmp_cam_isp_demo

  View on GitHub
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆121Dec 18, 2022Updated 3 years ago
• codyps / wimax_ofdm

  View on GitHub
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19May 28, 2012Updated 14 years ago
• vfinotti / ahb3lite_dma

  View on GitHub
  DMA core compatible with AHB3-Lite
  ☆13Mar 30, 2019Updated 7 years ago
• abbassi007 / Enhanced_Local_Tone_Mapping_TMO

  View on GitHub
  Implimentation of Enhanced Local Tone Mapping (ELTM) TMO to convert high dynamic range (HDR) images to low dynamic range (LDR) images.
  ☆18Mar 26, 2023Updated 3 years ago
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• funannoka / SoC-Design-DDR3-Controller

  View on GitHub
  DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog
  ☆33Nov 6, 2018Updated 7 years ago
• QuantumQuadrate / HamamatsuCameralink

  View on GitHub
  FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.
  ☆22Nov 25, 2015Updated 10 years ago
• yyb12328 / cordic_fpga

  View on GitHub
  基于fpga的cordic算法实现
  ☆13Oct 19, 2024Updated last year
• letitbe0201 / AXI-DMA-master-verification

  View on GitHub
  ☆30May 11, 2021Updated 5 years ago
• splinedrive / fpga_rtc_alarm_clock

  View on GitHub
  fpga i2c rtc oled based clock with alarm supports buzzer
  ☆16May 15, 2021Updated 5 years ago
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago
• bxinquan / zynq_cam_isp_demo

  View on GitHub
  基于verilog实现了ISP图像处理IP
  ☆337Nov 28, 2022Updated 3 years ago
• kei-seu / I2C

  View on GitHub
  UVM verification platform for DW_apb_i2c IP core(Master Mode)
  ☆13Aug 21, 2023Updated 2 years ago
• mcjtag / eth_switch

  View on GitHub
  Verilog Ethernet Switch (layer 2)
  ☆58Oct 18, 2023Updated 2 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• openasic-org / xkISP

  View on GitHub
  xkISP：Xinkai ISP IP Core (HLS)
  ☆319Mar 14, 2023Updated 3 years ago
• myriadrf / FreeSRP_GW

  View on GitHub
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆25Apr 12, 2017Updated 9 years ago
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆52Oct 24, 2021Updated 4 years ago
• ahegazy / vlsi-notes

  View on GitHub
  Digital IC design and vlsi notes
  ☆15Jun 24, 2020Updated 6 years ago
• MicrochipTech / fpga-hls-libraries

  View on GitHub
  ☆15Jun 26, 2026Updated last month
• freecores / ps2

  View on GitHub
  PS2 interface
  ☆18Dec 4, 2017Updated 8 years ago
• nelsoncsc / sv_image

  View on GitHub
  Reusable image processing modules in SystemVerilog
  ☆33Aug 7, 2017Updated 8 years ago