saunak1994 / CyNAPSEv11Links
The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL
☆34Updated 5 years ago
Alternatives and similar repositories for CyNAPSEv11
Users that are interested in CyNAPSEv11 are comparing it to the libraries listed below
Sorting:
- ☆19Updated 4 years ago
- SNN on FPGA☆10Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 6 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- ☆17Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆191Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- Spiking Neural Network RTL Implementation☆59Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- ☆48Updated last year
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆77Updated 2 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- Fully Hardware-Based Stochastic Neural Network☆22Updated 7 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago