aignacio / mpsoc_exampleLinks
☆60Updated 4 years ago
Alternatives and similar repositories for mpsoc_example
Users that are interested in mpsoc_example are comparing it to the libraries listed below
Sorting:
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- RISC-V Nox core☆68Updated 3 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- A simple DDR3 memory controller☆60Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆37Updated 10 months ago
- ☆27Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆52Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- ☆67Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago