sweetwenwen / Stochastic-computing-based-neural-network-acceleratorLinks
☆11Updated 5 years ago
Alternatives and similar repositories for Stochastic-computing-based-neural-network-accelerator
Users that are interested in Stochastic-computing-based-neural-network-accelerator are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- bitfusion verilog implementation☆10Updated 3 years ago
- ☆17Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- ☆19Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- SNN on FPGA☆10Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 5 months ago
- ☆18Updated last year
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- I will share some useful or interesting papers about neuromorphic processor☆25Updated 5 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆11Updated 3 months ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 10 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆55Updated 3 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ReRAM implementation on CNN☆18Updated 6 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago