sweetwenwen / Stochastic-computing-based-neural-network-accelerator
☆11Updated 5 years ago
Alternatives and similar repositories for Stochastic-computing-based-neural-network-accelerator
Users that are interested in Stochastic-computing-based-neural-network-accelerator are comparing it to the libraries listed below
Sorting:
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- ☆17Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- ☆26Updated last month
- Fully Hardware-Based Stochastic Neural Network☆21Updated 3 months ago
- Open-source of MSD framework☆16Updated last year
- ☆18Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆15Updated 10 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆12Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆34Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆9Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- ☆18Updated 4 years ago
- ☆15Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago