sweetwenwen / Stochastic-computing-based-neural-network-acceleratorLinks
☆11Updated 5 years ago
Alternatives and similar repositories for Stochastic-computing-based-neural-network-accelerator
Users that are interested in Stochastic-computing-based-neural-network-accelerator are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- ☆28Updated 5 months ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Open-source of MSD framework☆16Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆17Updated 4 years ago
- ☆18Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆19Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- ☆18Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- SNN on FPGA☆10Updated 3 years ago