sweetwenwen / Stochastic-computing-based-neural-network-acceleratorLinks
☆11Updated 6 years ago
Alternatives and similar repositories for Stochastic-computing-based-neural-network-accelerator
Users that are interested in Stochastic-computing-based-neural-network-accelerator are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆35Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆17Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆19Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 8 months ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- ☆10Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- ☆18Updated 2 years ago
- ☆30Updated 6 months ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- SNN on FPGA☆11Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago