sweetwenwen / Stochastic-computing-based-neural-network-accelerator
☆9Updated 5 years ago
Alternatives and similar repositories for Stochastic-computing-based-neural-network-accelerator:
Users that are interested in Stochastic-computing-based-neural-network-accelerator are comparing it to the libraries listed below
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- ☆26Updated 3 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆47Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆31Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- ☆17Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆18Updated 2 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- ☆25Updated 11 months ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- ☆33Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago