Ratatoskr NoC Simulator
☆30Apr 13, 2021Updated 5 years ago
Alternatives and similar repositories for ratatoskr
Users that are interested in ratatoskr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Nov 2, 2015Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Cycle Accurate Network-on-Chip Simulator☆38Jul 11, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Synthesisable SIMT-style RISC-V GPGPU☆59Mar 30, 2026Updated 7 months ago
- ☆15Oct 27, 2026Updated last week
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- ☆72Oct 15, 2026Updated 3 weeks ago
- ☆19Feb 18, 2021Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆409Oct 23, 2026Updated 2 weeks ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- gem5 repository to study chiplet-based systems☆92Apr 18, 2019Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆160Mar 19, 2018Updated 8 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- gem5-X open source project☆19Mar 28, 2023Updated 3 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- HLS for Networks-on-Chip☆40Feb 18, 2021Updated 5 years ago
- An interconnection networks simulator☆14Jul 7, 2015Updated 11 years ago
- disassembly of Looney Tunes: Carrot Crazy (Game Boy Color)☆15May 29, 2026Updated 5 months ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…☆21Jun 21, 2024Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- BookSim 2.0☆487Jun 24, 2024Updated 2 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- ☆38Jun 3, 2024Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆33Feb 6, 2023Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- This is the source code of the 2021 replication for ReScience of the paper "Speedup Graph Processing by Graph Ordering" by Hao Wei, Jeffr…☆13May 31, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆35Dec 11, 2025Updated 10 months ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- A floating point library for instruction set simulators☆10Sep 14, 2026Updated last month
- OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP. Integrated with Sniper simulator.☆11Apr 27, 2024Updated 2 years ago
- A Game Boy emulator written in C++/SystemC TLM-2.0☆38Jun 29, 2026Updated 4 months ago
- Code for paper "Towards Green AI in Fine-tuning Large Language Models via Adaptive Backpropagation" (ICLR'24)☆13Nov 17, 2023Updated 2 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago