jmjos / ratatoskrLinks
Ratatoskr NoC Simulator
☆27Updated 4 years ago
Alternatives and similar repositories for ratatoskr
Users that are interested in ratatoskr are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- ☆34Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- eyeriss-chisel3☆41Updated 3 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Public release☆57Updated 5 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆9Updated 5 years ago
- Template for project1 TPU☆19Updated 4 years ago
- ☆43Updated 10 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- ☆52Updated 6 years ago
- ☆77Updated 10 years ago
- ☆17Updated 2 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- ☆26Updated last year
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- ☆31Updated 2 months ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- DUTH RISC-V Microprocessor☆20Updated 8 months ago