jmjos / ratatoskrView external linksLinks
Ratatoskr NoC Simulator
☆29Apr 13, 2021Updated 4 years ago
Alternatives and similar repositories for ratatoskr
Users that are interested in ratatoskr are comparing it to the libraries listed below
Sorting:
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- gem5 repository to study chiplet-based systems☆86Apr 18, 2019Updated 6 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Attentionlego☆12Jan 24, 2024Updated 2 years ago
- ☆16Sep 15, 2023Updated 2 years ago
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- gem5-X open source project☆18Mar 28, 2023Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated 2 months ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 4 years ago
- Automatically exported from code.google.com/p/tpzsimul☆14Jul 7, 2015Updated 10 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Jun 20, 2022Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 3 weeks ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- ☆55Jun 3, 2025Updated 8 months ago
- https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…☆21Jun 21, 2024Updated last year
- Portable and customizable Collective Knowledge workflows for TVM and VTA:☆17Jul 10, 2021Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- ☆19Feb 18, 2021Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Mar 19, 2018Updated 7 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- matrix-coprocessor for RISC-V☆30Dec 12, 2025Updated 2 months ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆30Feb 16, 2020Updated 5 years ago
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago