jmjos / ratatoskrLinks
Ratatoskr NoC Simulator
☆26Updated 4 years ago
Alternatives and similar repositories for ratatoskr
Users that are interested in ratatoskr are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- ☆33Updated 6 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- A list of our chiplet simulaters☆32Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆26Updated last year
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆14Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- SystemC training aimed at TLM.☆29Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- ☆49Updated 6 years ago
- ☆75Updated 10 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- ☆16Updated 3 weeks ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- matrix-coprocessor for RISC-V☆16Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago