jmjos / ratatoskrLinks
Ratatoskr NoC Simulator
☆28Updated 4 years ago
Alternatives and similar repositories for ratatoskr
Users that are interested in ratatoskr are comparing it to the libraries listed below
Sorting:
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆27Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- ☆37Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆33Updated last year
- Public release☆56Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆56Updated 6 years ago
- ☆78Updated 11 years ago
- ☆35Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- ☆27Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- A systolic array matrix multiplier☆26Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- ☆17Updated 5 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 9 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆12Updated last month
- vector accelerating unit☆34Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago