jmjos / ratatoskrLinks
Ratatoskr NoC Simulator
☆27Updated 4 years ago
Alternatives and similar repositories for ratatoskr
Users that are interested in ratatoskr are comparing it to the libraries listed below
Sorting:
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆27Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- ☆32Updated 2 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆34Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆52Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Public release☆57Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Project repo for the POSH on-chip network generator☆49Updated 5 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆77Updated 10 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 3 weeks ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆26Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- ☆12Updated this week
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆29Updated 5 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 11 months ago