jmjos / ratatoskr
Ratatoskr NoC Simulator
☆21Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for ratatoskr
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- ☆22Updated 5 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆12Updated this week
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- ☆24Updated 9 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆57Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- ☆26Updated 5 years ago
- A list of our chiplet simulaters☆21Updated 3 years ago
- ☆37Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Public release☆46Updated 5 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- ☆13Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A verilog implementation for Network-on-Chip☆68Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago