☆82Oct 25, 2014Updated 11 years ago
Alternatives and similar repositories for Open-Source-Network-on-Chip-Router-RTL
Users that are interested in Open-Source-Network-on-Chip-Router-RTL are comparing it to the libraries listed below
Sorting:
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Mar 19, 2018Updated 7 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- A short tutorial on Gem5 with focus on how to run and modify Garnet2.0☆17Apr 18, 2018Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Network on Chip Simulator☆305Oct 26, 2025Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated last month
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- A Fast, Low-Overhead On-chip Network☆268Feb 19, 2026Updated last week
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated last month
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 4 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- ☆34Feb 17, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆63Dec 15, 2025Updated 2 months ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago