anan-cn / Open-Source-Network-on-Chip-Router-RTLLinks
☆78Updated 11 years ago
Alternatives and similar repositories for Open-Source-Network-on-Chip-Router-RTL
Users that are interested in Open-Source-Network-on-Chip-Router-RTL are comparing it to the libraries listed below
Sorting:
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- ☆37Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Pure digital components of a UCIe controller☆73Updated 2 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- ☆67Updated 4 years ago
- ☆64Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- Public release☆56Updated 6 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated 2 years ago
- ☆56Updated 6 years ago
- BlackParrot on Zynq☆48Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago