Alternatives and similar repositories for libsystemctlm-soc

Users that are interested in libsystemctlm-soc are comparing it to the libraries listed below

• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆311Updated 6 months ago
• Xilinx / systemctlm-cosim-demo
  QEMU libsystemctlm-soc co-simulation demos.
  ☆149Updated last month
• Minres / SystemC-Components
  A SystemC productivity library: https://minres.github.io/SystemC-Components/
  ☆107Updated this week
• machineware-gmbh / vcml
  A modeling library with virtual components for SystemC and TLM simulators
  ☆159Updated last week
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆183Updated 2 years ago
• riscv-ovpsim / imperas-riscv-tests
  ☆181Updated last year
• subbdue / systemverilog.io
  Code used in
  ☆189Updated 8 years ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆179Updated 7 months ago
• agra-uni-bremen / riscv-vp
  RISC-V Virtual Prototype
  ☆171Updated 7 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆95Updated last month
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆202Updated 8 months ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆168Updated 2 months ago
• pulp-platform / pulp-riscv-gnu-toolchain
  ☆87Updated 3 months ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆168Updated 7 months ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆287Updated 2 months ago
• learnwithexamples / learnsystemc
  Learn systemC with examples
  ☆115Updated 2 years ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆161Updated 3 weeks ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆136Updated last year
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆217Updated 4 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆137Updated 3 weeks ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆214Updated this week
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆69Updated 2 weeks ago
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆278Updated last month
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆255Updated last week
• sparcians / map
  Modeling Architectural Platform
  ☆194Updated this week
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆102Updated last year
• RV-BOSC / OpenNoC
  ☆168Updated 2 weeks ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆289Updated last year
• ic-lab-duth / RISC-V-Vector
  Vector processor for RISC-V vector ISA
  ☆121Updated 4 years ago
• chipsalliance / uvm-verilator
  ☆96Updated last year