fmalazemi / Garnet2.0_tutorial
A short tutorial on Gem5 with focus on how to run and modify Garnet2.0
☆16Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for Garnet2.0_tutorial
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆12Updated 5 years ago
- ☆20Updated last year
- ☆23Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Heterogenous ML accelerator☆16Updated last month
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- ☆25Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- ☆24Updated 7 months ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- ☆27Updated 5 years ago
- ☆12Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 11 months ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆20Updated last year
- gem5 Tips & Tricks☆63Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year