adki / cosim_bfm_libraryLinks
HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI
☆35Updated 8 months ago
Alternatives and similar repositories for cosim_bfm_library
Users that are interested in cosim_bfm_library are comparing it to the libraries listed below
Sorting:
- ☆30Updated last month
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- PCI Express controller model☆63Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- ☆17Updated 3 weeks ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- ☆21Updated 5 years ago
- ☆29Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- ☆10Updated 3 years ago
- Platform Level Interrupt Controller☆41Updated last year
- ☆14Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆33Updated 2 months ago
- Common SystemVerilog RTL modules for RgGen☆13Updated 2 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- ☆26Updated last year
- RISC-V IOMMU in verilog☆18Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago