KevinWang96 / Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chipLinks
EE577b-Course-Project
☆17Updated 5 years ago
Alternatives and similar repositories for Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip
Users that are interested in Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip are comparing it to the libraries listed below
Sorting:
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- ☆34Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- ☆20Updated 2 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- ☆27Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- ☆12Updated 9 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- General Purpose AXI Direct Memory Access☆51Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆10Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- ☆25Updated 4 years ago
- ☆14Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- AXI Interconnect☆49Updated 3 years ago
- ☆29Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- ☆75Updated 10 years ago