KevinWang96 / Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip
EE577b-Course-Project
☆15Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- verification of simple axi-based cache☆17Updated 5 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆9Updated 4 years ago
- ☆16Updated 2 years ago
- ☆26Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- ☆18Updated 2 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 11 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- AXI Interconnect☆46Updated 3 years ago
- ☆21Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- ☆25Updated 4 years ago
- soc integration script and integration smoke script☆21Updated 2 years ago
- ☆14Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- an open source uvm verification platform for e200 (riscv)☆26Updated 6 years ago
- Maven Silicon Project☆18Updated 6 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆14Updated 4 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago