KevinWang96 / Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip
EE577b-Course-Project
☆14Updated 4 years ago
Related projects: ⓘ
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆24Updated last year
- verification of simple axi-based cache☆16Updated 5 years ago
- ☆14Updated last year
- ☆17Updated 2 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 11 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- ☆20Updated 3 years ago
- ☆31Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆27Updated 5 years ago
- Sample UVM code for axi ram dut☆27Updated 2 years ago
- UVM resource from github, run simulation use YASAsim flow☆24Updated 4 years ago
- ☆13Updated 2 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆16Updated 2 months ago
- soc integration script and integration smoke script☆21Updated 2 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆23Updated 4 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Verification IP for APB protocol☆23Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆31Updated 7 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆11Updated 2 years ago
- RTL code of some arbitration algorithm☆10Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆12Updated 2 months ago
- AHB Bus lite v3.0☆14Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆13Updated 6 months ago
- AXI Interconnect☆44Updated 3 years ago