KevinWang96 / Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip
EE577b-Course-Project
☆16Updated 4 years ago
Alternatives and similar repositories for Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip:
Users that are interested in Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip are comparing it to the libraries listed below
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆19Updated 2 years ago
- DDR3 function verification environment in UVM☆23Updated 7 years ago
- ☆25Updated 3 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆19Updated 8 months ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- ☆31Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- ☆12Updated 9 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆12Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- soc integration script and integration smoke script☆22Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- AXI Interconnect☆47Updated 3 years ago
- Maven Silicon Project☆17Updated 6 years ago
- ☆17Updated 9 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆13Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- Sample UVM code for axi ram dut☆31Updated 3 years ago
- Verification IP for APB protocol☆60Updated 4 years ago