PrincetonUniversity / LLMCompassLinks
☆217Updated 2 months ago
Alternatives and similar repositories for LLMCompass
Users that are interested in LLMCompass are comparing it to the libraries listed below
Sorting:
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Updated last year
- ☆113Updated 2 years ago
- ☆118Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- LLM Inference analyzer for different hardware platforms☆98Updated last month
- ☆143Updated 3 weeks ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆180Updated this week
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Updated 5 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆119Updated 8 months ago
- LLMServingSim: A HW/SW Co-Simulation Infrastructure for LLM Inference Serving at Scale☆170Updated 5 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆54Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆81Updated 8 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆66Updated last year
- ☆54Updated last month
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆120Updated 3 years ago
- OSDI 2023 Welder, deeplearning compiler☆30Updated 2 years ago
- ☆163Updated 11 months ago
- Processing-In-Memory (PIM) Simulator☆215Updated last year
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆34Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆52Updated 5 months ago
- ☆29Updated 2 months ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆14Updated 7 months ago
- ☆12Updated last year
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆56Updated last year
- ☆26Updated 10 months ago