PrincetonUniversity / LLMCompass
☆60Updated 2 months ago
Related projects: ⓘ
- NeuPIMs Simulator☆43Updated 3 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆43Updated last week
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆53Updated 5 months ago
- ☆32Updated 2 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆79Updated 4 months ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆21Updated 5 months ago
- ☆22Updated last year
- ☆25Updated 2 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆18Updated 6 months ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆42Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆73Updated last year
- ☆14Updated last year
- Allo: A Programming Model for Composable Accelerator Design☆122Updated this week
- ☆75Updated 10 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- [HPCA'24] Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System☆33Updated 6 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆35Updated 3 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆16Updated 3 months ago
- ☆37Updated 3 years ago
- A co-design architecture on sparse attention☆41Updated 3 years ago
- ☆60Updated 3 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆28Updated 11 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆49Updated last year
- ☆80Updated 3 weeks ago
- EQueue Dialect☆38Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆26Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆13Updated 3 months ago