PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
☆48May 21, 2022Updated 3 years ago
Alternatives and similar repositories for parade-ara-simulator
Users that are interested in parade-ara-simulator are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- ☆13Aug 1, 2024Updated last year
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆186Jan 17, 2024Updated 2 years ago
- ☆110Feb 12, 2024Updated 2 years ago
- ☆13Mar 3, 2022Updated 4 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆62Jun 27, 2020Updated 5 years ago
- A heterogeneous architecture timing model simulator.☆175Sep 11, 2025Updated 6 months ago
- ☆68Jun 7, 2017Updated 8 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆72Dec 29, 2025Updated 2 months ago
- Memory consistency model checking and test generation library.☆16Oct 14, 2016Updated 9 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Apr 15, 2024Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆27Dec 18, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆15Oct 16, 2025Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆149Jun 16, 2025Updated 9 months ago
- ☆129Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆455Aug 3, 2024Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆215Aug 8, 2020Updated 5 years ago
- ☆47Aug 23, 2021Updated 4 years ago
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆16Jun 14, 2023Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Dec 19, 2021Updated 4 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Nov 11, 2020Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆390Nov 27, 2023Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆182Oct 1, 2022Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- ☆17Apr 16, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago