GATECH-EIC / Auto-NBALinks
[ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yongan Zhang, Yang Zhang, David Cox, Yingyan Lin
☆15Updated 3 years ago
Alternatives and similar repositories for Auto-NBA
Users that are interested in Auto-NBA are comparing it to the libraries listed below
Sorting:
- ☆19Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆34Updated 4 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- ☆27Updated 2 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆13Updated 4 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- ☆18Updated 2 years ago
- ☆71Updated 5 years ago
- ☆23Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆10Updated 6 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆33Updated 3 years ago
- ☆41Updated 11 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- The code for Joint Neural Architecture Search and Quantization☆13Updated 6 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago
- ☆71Updated 2 years ago
- ☆13Updated 4 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- ☆11Updated 10 months ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- Open-source of MSD framework☆16Updated last year
- ☆22Updated 2 years ago