GATECH-EIC / Auto-NBA
[ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yongan Zhang, Yang Zhang, David Cox, Yingyan Lin
☆15Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Auto-NBA
- ☆19Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- ☆24Updated 8 months ago
- ☆18Updated last year
- ☆8Updated 3 months ago
- The code for Joint Neural Architecture Search and Quantization☆13Updated 5 years ago
- ☆30Updated 4 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆12Updated 2 years ago
- ☆34Updated 4 months ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 3 years ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆32Updated last year
- ☆31Updated 3 years ago
- ☆20Updated 2 years ago
- ☆23Updated 3 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆20Updated last year
- ☆69Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆19Updated last week
- ☆18Updated last year
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- ☆13Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆12Updated 2 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago