Alternatives and similar repositories for Auto-NBA:

Users that are interested in Auto-NBA are comparing it to the libraries listed below

• hqjenny / CoDeNet
  ☆19Updated 3 years ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆23Updated 2 years ago
• fffasttime / AnyPackingNet
  ☆25Updated 2 months ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆13Updated 2 years ago
• isakedo / DNNsim
  ☆32Updated 4 years ago
• souravsanyal06 / DNN-Dataflow-simulator
  Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture
  ☆9Updated 4 years ago
• ACADLab / SA-DS
  ☆11Updated 7 months ago
• gicLAB / SECDA
  ☆20Updated 2 years ago
• CASR-HKU / DPACS
  ☆19Updated last year
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆22Updated last year
• GATECH-EIC / AutoDNNchip
  ☆70Updated 4 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆36Updated 4 years ago
• maestro-project / gamma
  ☆39Updated 8 months ago
• abdelfattah-lab / BRAMAC
  ☆10Updated 3 months ago
• sharc-lab / DGNN-Booster
  ☆16Updated last year
• arc-research-lab / SSR
  SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
  ☆29Updated 7 months ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• awai54st / Logic-Shrinkage
  ☆23Updated 2 years ago
• jha-lab / acceltran
  [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers
  ☆36Updated last year
• cornell-zhang / quickest
  QuickEst repository: Quick Estimation of Quality of Results
  ☆26Updated 6 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago
• priyanka-raina / dnn-accelerator
  ☆13Updated 4 years ago
• ebby-s / MX-for-FPGA
  Implementation of Microscaling data formats in SystemVerilog.
  ☆14Updated 6 months ago
• elliothe / N3H_Core
  [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
  ☆12Updated 3 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆34Updated 4 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• deJQK / FracBits
  Neural Network Quantization With Fractional Bit-widths
  ☆12Updated 4 years ago
• maestro-project / confuciux
  ☆32Updated 3 years ago
• cornell-zhang / FracBNN
  FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
  ☆90Updated 3 years ago