GATECH-EIC / Auto-NBALinks
[ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yongan Zhang, Yang Zhang, David Cox, Yingyan Lin
☆16Updated 4 years ago
Alternatives and similar repositories for Auto-NBA
Users that are interested in Auto-NBA are comparing it to the libraries listed below
Sorting:
- ☆32Updated 9 months ago
- ☆19Updated 4 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Updated 11 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- Training with Block Minifloat number representation☆18Updated 4 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆15Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Updated 4 years ago
- ☆71Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆35Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆10Updated last year
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 5 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆64Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆37Updated 4 years ago
- ☆72Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆96Updated 4 years ago
- ☆32Updated 4 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Updated last year
- ☆20Updated 11 months ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 4 years ago
- ☆23Updated 4 years ago
- ☆16Updated 2 years ago
- ☆19Updated 2 years ago