ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
☆187Jan 8, 2026Updated last month
Alternatives and similar repositories for ONNXim
Users that are interested in ONNXim are comparing it to the libraries listed below
Sorting:
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆72Dec 29, 2025Updated 2 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆107Jun 19, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- Repository to host and maintain SCALE-Sim code☆417Feb 2, 2026Updated last month
- ☆133Jun 24, 2024Updated last year
- ☆167Feb 1, 2025Updated last year
- A Cycle-level simulator for M2NDP☆34Aug 14, 2025Updated 6 months ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆91Feb 23, 2026Updated last week
- BookSim 2.0☆404Jun 24, 2024Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆110Apr 28, 2025Updated 10 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆91Apr 26, 2025Updated 10 months ago
- LLMServingSim 2.0: A Unified Simulator for Heterogeneous and Disaggregated LLM Serving Infrastructure☆177Updated this week
- ☆224Oct 24, 2025Updated 4 months ago
- ☆43Mar 31, 2025Updated 11 months ago
- Processing-In-Memory (PIM) Simulator☆222Dec 12, 2024Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆499Feb 4, 2026Updated 3 weeks ago
- A toolchain for rapid design space exploration of chiplet architectures☆74Jul 25, 2025Updated 7 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Aug 6, 2025Updated 6 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆182Oct 1, 2022Updated 3 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- ☆63Apr 22, 2025Updated 10 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆58Nov 22, 2023Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆450Aug 3, 2024Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆125May 3, 2025Updated 10 months ago
- Berkeley's Spatial Array Generator☆1,225Updated this week
- ☆377May 11, 2023Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆128Jun 27, 2023Updated 2 years ago
- ☆11Jul 2, 2024Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- This is the top-level repository for the Accel-Sim framework.☆566Feb 15, 2026Updated 2 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- ☆57Nov 29, 2025Updated 3 months ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 11 months ago
- Processing in Memory Emulation☆23Feb 24, 2023Updated 3 years ago
- ☆28Feb 26, 2023Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year
- ASTRA-sim2.0: Modeling Hierarchical Networks and Disaggregated Systems for Large-model Training at Scale☆522Jan 3, 2026Updated 2 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Oct 6, 2022Updated 3 years ago
- ☆35Jul 9, 2020Updated 5 years ago