PSAL-POSTECH / ONNXim
ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
☆106Updated 2 months ago
Alternatives and similar repositories for ONNXim:
Users that are interested in ONNXim are comparing it to the libraries listed below
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆78Updated 9 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆51Updated 4 months ago
- ☆64Updated 9 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated 2 weeks ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 10 months ago
- Processing-In-Memory (PIM) Simulator☆157Updated 4 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆46Updated 3 weeks ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆25Updated 2 months ago
- ☆43Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆63Updated 9 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆84Updated 11 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆63Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- Programming and Assignment Material for ECE 695☆15Updated 3 years ago
- ☆135Updated 9 months ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆28Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆137Updated this week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- ☆26Updated 5 months ago