Fibertree-Project / fibertree
Fibertree emulator
☆12Updated 5 months ago
Alternatives and similar repositories for fibertree:
Users that are interested in fibertree are comparing it to the libraries listed below
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- ☆35Updated 3 years ago
- ☆26Updated 11 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆14Updated last year
- ☆21Updated 2 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆14Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆25Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- ☆29Updated 2 weeks ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆19Updated 5 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆22Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- A graph linear algebra overlay☆51Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- NeuraChip Accelerator Simulator☆11Updated 11 months ago