Fibertree-Project / fibertreeLinks
Fibertree emulator
☆12Updated 9 months ago
Alternatives and similar repositories for fibertree
Users that are interested in fibertree are comparing it to the libraries listed below
Sorting:
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆25Updated last year
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- agile hardware-software co-design☆50Updated 3 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- Heterogenous ML accelerator☆18Updated 3 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆28Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 6 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- ☆30Updated 9 months ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- ☆41Updated last year
- ☆92Updated last year
- ☆16Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- ☆36Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆17Updated last year
- ☆33Updated 3 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆22Updated 5 months ago