Fibertree-Project / fibertree
Fibertree emulator
☆12Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for fibertree
- agile hardware-software co-design☆46Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆19Updated last year
- ☆33Updated 3 years ago
- ☆24Updated 7 months ago
- ☆15Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- ☆11Updated last year
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- ☆14Updated 3 years ago
- EQueue Dialect☆39Updated 2 years ago
- ☆31Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 10 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆25Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Heterogenous ML accelerator☆16Updated last month
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 7 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆84Updated 9 months ago
- ☆34Updated 4 months ago
- ☆12Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago