Fibertree-Project / fibertree
Fibertree emulator
☆11Updated last month
Related projects: ⓘ
- ☆17Updated last year
- Domain-Specific Architecture Generator 2☆20Updated last year
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- ☆31Updated 3 years ago
- Heterogenous ML accelerator☆15Updated 5 months ago
- ☆15Updated 2 years ago
- agile hardware-software co-design☆42Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆13Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆31Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆27Updated last year
- ☆15Updated 4 years ago
- ☆21Updated 5 months ago
- ☆25Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated 4 months ago
- ☆12Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆10Updated 10 months ago
- ☆14Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- ☆13Updated 4 years ago
- ☆30Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆11Updated 3 years ago
- ☆23Updated 5 months ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆48Updated 2 years ago
- A graph linear algebra overlay☆47Updated last year
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated last year