maestro-project / frame
FRAME: Fast Roofline Analytical Modeling and Estimation
☆31Updated last year
Related projects ⓘ
Alternatives and complementary repositories for frame
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- ☆34Updated 4 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- ☆30Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆25Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆68Updated last week
- ☆25Updated 7 months ago
- agile hardware-software co-design☆46Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆31Updated 3 years ago
- ☆15Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆16Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- ☆22Updated last month
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- ☆38Updated 8 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆55Updated 7 months ago
- ☆18Updated last year