FRAME: Fast Roofline Analytical Modeling and Estimation
☆39Oct 13, 2023Updated 3 years ago
Alternatives and similar repositories for frame
Users that are interested in frame are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆45Jun 30, 2024Updated 2 years ago
- LLM Inference analyzer for different hardware platforms☆128Jul 30, 2026Updated 3 months ago
- A pytorch model profiler with information about macs, energy and e.t.c☆17Feb 24, 2024Updated 2 years ago
- ViTALiTy (HPCA'23) Code Repository☆25Mar 13, 2023Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆264Apr 15, 2024Updated 2 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆22Jan 17, 2025Updated last year
- ☆11Jan 25, 2023Updated 3 years ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- ☆71Apr 30, 2025Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- ☆24Apr 25, 2024Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago
- ☆32Aug 21, 2021Updated 5 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆56Mar 24, 2024Updated 2 years ago
- ☆19Jun 17, 2022Updated 4 years ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- ☆27Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Jan 9, 2023Updated 3 years ago
- ☆10Jun 28, 2019Updated 7 years ago
- ☆13Feb 24, 2021Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆156Jun 16, 2025Updated last year
- Using OMNeT++ for Infiniband Network data flow mechanism simulation, performance & bottleneck exploration, specifically for distributed m…☆16Mar 14, 2023Updated 3 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆83Dec 11, 2023Updated 2 years ago
- ☆25Updated this week
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆72Apr 12, 2024Updated 2 years ago
- LIBRA: Enabling Workload-aware Multi-dimensional Network Topology Optimization for Distributed Training of Large AI Models☆12May 7, 2024Updated 2 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆49Oct 23, 2026Updated last week
- ☆14Nov 12, 2023Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆22Jan 12, 2024Updated 2 years ago