maestro-project / frameLinks
FRAME: Fast Roofline Analytical Modeling and Estimation
☆37Updated last year
Alternatives and similar repositories for frame
Users that are interested in frame are comparing it to the libraries listed below
Sorting:
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆31Updated 4 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆85Updated last year
- ☆33Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆57Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆53Updated 2 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- EQueue Dialect☆40Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆55Updated 6 months ago
- ☆26Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆81Updated 2 months ago
- agile hardware-software co-design☆48Updated 3 years ago
- ☆55Updated 3 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆61Updated last year
- ☆30Updated 7 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆28Updated 6 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆38Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆41Updated 11 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 9 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- ☆30Updated 2 weeks ago