FRAME: Fast Roofline Analytical Modeling and Estimation
☆39Oct 13, 2023Updated 2 years ago
Alternatives and similar repositories for frame
Users that are interested in frame are comparing it to the libraries listed below
Sorting:
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- ☆44Jun 30, 2024Updated last year
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- A pytorch model profiler with information about macs, energy and e.t.c☆16Feb 24, 2024Updated 2 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- LLM Inference analyzer for different hardware platforms☆101Feb 17, 2026Updated 2 weeks ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 3 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Apr 15, 2024Updated last year
- mRNA☆26Mar 16, 2021Updated 4 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- ☆10Jun 28, 2019Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆148Jun 16, 2025Updated 8 months ago
- ☆65Apr 30, 2025Updated 10 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Feb 27, 2026Updated last week
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- ☆10Nov 2, 2023Updated 2 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆50Jan 1, 2026Updated 2 months ago
- ☆14Apr 8, 2025Updated 10 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Sep 15, 2022Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated last year
- ☆10Jan 25, 2023Updated 3 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆77Feb 26, 2026Updated last week
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago