An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation.
☆89Apr 28, 2024Updated 2 years ago
Alternatives and similar repositories for TENET
Users that are interested in TENET are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆64Dec 3, 2021Updated 4 years ago
- agile hardware-software co-design☆53Dec 12, 2021Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆260Apr 15, 2024Updated 2 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆125Oct 26, 2022Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆33Mar 7, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆516Jul 26, 2026Updated last month
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 3 years ago
- ☆45Jun 30, 2024Updated 2 years ago
- ☆49Apr 22, 2021Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆182Apr 25, 2022Updated 4 years ago
- ☆672Jan 13, 2021Updated 5 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆70Apr 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Domain-Specific Architecture Generator 2☆28Oct 2, 2022Updated 3 years ago
- Cycle Accurate Network-on-Chip Simulator☆38Jul 11, 2026Updated last month
- ☆18Jun 17, 2022Updated 4 years ago
- ☆21May 13, 2022Updated 4 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆237Apr 13, 2026Updated 4 months ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆71Feb 13, 2025Updated last year
- Release of stream-specialization software/hardware stack.☆127May 5, 2023Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Oct 1, 2022Updated 3 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆57May 29, 2024Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆166Jun 17, 2026Updated 2 months ago
- ☆124Nov 17, 2023Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆192Jan 17, 2024Updated 2 years ago
- ☆13Aug 1, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆73Jan 23, 2021Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆154Jun 16, 2025Updated last year
- ViTALiTy (HPCA'23) Code Repository☆25Mar 13, 2023Updated 3 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago