pku-liang / TENETLinks
An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation.
☆86Updated last year
Alternatives and similar repositories for TENET
Users that are interested in TENET are comparing it to the libraries listed below
Sorting:
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆95Updated 5 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆66Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆75Updated 6 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆64Updated 10 months ago
- ☆29Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated last week
- ☆48Updated 4 years ago
- ☆32Updated 4 years ago
- agile hardware-software co-design☆51Updated 3 years ago
- ☆28Updated 2 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆32Updated 4 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆150Updated 8 months ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated last week
- ☆47Updated last month
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 10 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆94Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆93Updated last year