pku-liang / TENETLinks
An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation.
☆88Updated last year
Alternatives and similar repositories for TENET
Users that are interested in TENET are comparing it to the libraries listed below
Sorting:
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆84Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆79Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- ☆48Updated 4 years ago
- ☆28Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 9 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆29Updated 4 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- ☆51Updated last month
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆67Updated 3 weeks ago
- agile hardware-software co-design☆52Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆45Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆107Updated last year
- ☆61Updated 9 months ago
- ☆117Updated last year
- A co-design architecture on sparse attention☆54Updated 4 years ago
- ☆34Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆31Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆148Updated 6 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 3 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆179Updated 3 weeks ago
- ☆32Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year