pku-liang / TENETLinks
An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation.
☆87Updated last year
Alternatives and similar repositories for TENET
Users that are interested in TENET are comparing it to the libraries listed below
Sorting:
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- ☆48Updated 4 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆109Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆34Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- ☆54Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆146Updated 7 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- ☆29Updated 4 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 3 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆53Updated 5 months ago
- ☆42Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆55Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆15Updated 7 months ago
- ☆28Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆70Updated 3 weeks ago
- ☆121Updated last year
- Research about dataflow architecture☆12Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year