sunxt99 / PIMCOMP-NNLinks
☆73Updated 11 months ago
Alternatives and similar repositories for PIMCOMP-NN
Users that are interested in PIMCOMP-NN are comparing it to the libraries listed below
Sorting:
- ☆58Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- ☆54Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆146Updated 7 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆188Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 7 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆51Updated 4 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆180Updated last week
- ☆34Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- ☆48Updated 4 years ago
- A list of our chiplet simulaters☆47Updated 6 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆84Updated 5 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆245Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 8 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 3 months ago