Replace original DRAM model in GPGPU-sim with Ramulator DRAM model
☆22Dec 10, 2018Updated 7 years ago
Alternatives and similar repositories for GPGPU-Ramulator-Simulator
Users that are interested in GPGPU-Ramulator-Simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆64Sep 30, 2019Updated 7 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- ☆34Sep 9, 2020Updated 6 years ago
- Windows code for communicating with a VC707 evaluation board running a MIAOW compute unit.☆11Oct 20, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- A simulation platform for managed applications based on Maxine VM and ZSim☆29Jun 19, 2017Updated 9 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Jan 15, 2015Updated 11 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- MAESTRO binary release☆23Nov 14, 2019Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- ☆14Sep 22, 2026Updated last month
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆221Sep 7, 2026Updated last month
- MAFIA: Multiple Application Framework for GPU architectures☆28Jan 21, 2022Updated 4 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 5 months ago
- A heterogeneous architecture timing model simulator.☆192Sep 7, 2026Updated last month
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆33Feb 6, 2023Updated 3 years ago
- Drop-in library for tracking the memory allocations of CUDA applications☆14Nov 17, 2017Updated 8 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- annotated bibliography on approximate computing☆10Jan 16, 2016Updated 10 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆138Apr 1, 2020Updated 6 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 10 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 4 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆306Nov 11, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CUDA PTX-ISA Document 中文翻译版☆60Sep 29, 2025Updated last year
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 7 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆403Nov 27, 2023Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆34Jul 29, 2020Updated 6 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago