OSU-STARLAB / GPGPU-Ramulator-Simulator
Replace original DRAM model in GPGPU-sim with Ramulator DRAM model
☆18Updated 6 years ago
Alternatives and similar repositories for GPGPU-Ramulator-Simulator:
Users that are interested in GPGPU-Ramulator-Simulator are comparing it to the libraries listed below
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- ☆23Updated 4 years ago
- ☆34Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆47Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- ☆28Updated 5 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated last week
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Heterogenous ML accelerator☆17Updated 5 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- MAESTRO binary release☆22Updated 5 years ago
- NeuraChip Accelerator Simulator☆11Updated 10 months ago