ZigZag-Project / zigzag-v1
A Fast DNN Accelerator Design Space Exploration Framework.
☆45Updated 2 years ago
Alternatives and similar repositories for zigzag-v1:
Users that are interested in zigzag-v1 are comparing it to the libraries listed below
- ☆39Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆32Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆133Updated 2 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆21Updated last month
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆71Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- ☆25Updated 10 months ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- ☆50Updated 2 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆104Updated 2 years ago
- ☆9Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- ☆69Updated 4 years ago
- ☆25Updated 3 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 10 months ago
- An integrated CGRA design framework☆85Updated 3 months ago