ZigZag-Project / zigzag-v1
A Fast DNN Accelerator Design Space Exploration Framework.
☆45Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for zigzag-v1
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- ☆34Updated 4 months ago
- ☆70Updated last year
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- ☆69Updated 4 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- ☆45Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- ☆31Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆113Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated 2 weeks ago
- HW accelerator mapping optimization framework for in-memory computing☆19Updated 2 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- ☆24Updated 7 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆112Updated last year
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆85Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- A DSL for Systolic Arrays☆78Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year