Languages, Tools, and Techniques for Accelerator Design
☆33Nov 2, 2021Updated 4 years ago
Alternatives and similar repositories for latte21
Users that are interested in latte21 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Apr 13, 2018Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- A suite of tools for Petri Nets☆14Oct 26, 2022Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆32Aug 21, 2021Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 6 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 7 months ago
- ☆106Jun 27, 2022Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- ☆13Mar 6, 2023Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 6 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- CRsAE (constrained recurrent sparse autoencoder)☆16Jul 10, 2026Updated last month
- ☆17Feb 3, 2023Updated 3 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jun 20, 2023Updated 3 years ago
- ☆15Apr 24, 2026Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆383Updated this week
- Vitis HLS LLVM source code and examples☆414Aug 4, 2026Updated last week
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- A fork of al-folio with my custom stylistic modifications. This is the theme that I use for my personal website.☆16Jan 28, 2026Updated 6 months ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- ☆35Mar 1, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- Coq formalization of decision procedures for regular expression equivalence [maintainer=@anton-trunov]☆15Jul 22, 2024Updated 2 years ago
- Theory Exploration for Isabelle using HipSpec☆20Jun 7, 2024Updated 2 years ago
- https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…☆21Jun 21, 2024Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆610Updated this week