cucapra / latte21Links
Languages, Tools, and Techniques for Accelerator Design
☆33Updated 3 years ago
Alternatives and similar repositories for latte21
Users that are interested in latte21 are comparing it to the libraries listed below
Sorting:
- A Hardware Pipeline Description Language☆45Updated last month
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- ☆40Updated 3 years ago
- ☆103Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆26Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last month
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ☆56Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- Verilog AST☆21Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 4 months ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- ☆59Updated last week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated this week
- ☆24Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Next generation CGRA generator☆113Updated 2 weeks ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- DASS HLS Compiler☆29Updated last year