cucapra / latte21
Languages, Tools, and Techniques for Accelerator Design
☆33Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for latte21
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 7 months ago
- ☆51Updated 2 years ago
- ☆25Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- A Hardware Pipeline Description Language☆39Updated last year
- ☆41Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- Verilog AST☆19Updated 11 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆32Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated 8 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- ☆101Updated 2 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆11Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated last month
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- Debuggable hardware generator☆67Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated this week
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago