cucapra / latte21Links
Languages, Tools, and Techniques for Accelerator Design
☆33Updated 3 years ago
Alternatives and similar repositories for latte21
Users that are interested in latte21 are comparing it to the libraries listed below
Sorting:
- A Hardware Pipeline Description Language☆45Updated 3 weeks ago
- FPGA synthesis tool powered by program synthesis☆51Updated 3 weeks ago
- ☆103Updated 3 years ago
- ☆26Updated 2 years ago
- ☆40Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 4 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated 3 weeks ago
- ☆56Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Verilog AST☆21Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ILA Model Database☆23Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- ☆24Updated 4 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- ☆59Updated this week
- A formalization of the RVWMO (RISC-V) memory model☆34Updated 3 years ago