cucapra / latte21View external linksLinks
Languages, Tools, and Techniques for Accelerator Design
☆33Nov 2, 2021Updated 4 years ago
Alternatives and similar repositories for latte21
Users that are interested in latte21 are comparing it to the libraries listed below
Sorting:
- ☆16Apr 13, 2018Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- ☆32Aug 21, 2021Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- domain-level nucleic acid reaction enumeration☆10Aug 23, 2023Updated 2 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆104Jun 27, 2022Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- ☆13Mar 6, 2023Updated 2 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- A suite of tools for Petri Nets☆13Oct 26, 2022Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Nov 17, 2024Updated last year
- ☆17Feb 3, 2023Updated 3 years ago
- ☆14Updated this week
- Re-implementation of the TASO compiler using equality saturation☆138Jun 28, 2021Updated 4 years ago
- ☆35Mar 1, 2019Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 4 months ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆19Oct 10, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Dec 8, 2022Updated 3 years ago
- A Hardware Pipeline Description Language☆49Jul 12, 2025Updated 7 months ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- ☆17Oct 17, 2025Updated 3 months ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- Tiny Forth-like language implementation☆25Apr 14, 2024Updated last year
- A translation validation framework for MLIR☆92Mar 19, 2025Updated 10 months ago