cucapra / latte21Links
Languages, Tools, and Techniques for Accelerator Design
☆33Updated 3 years ago
Alternatives and similar repositories for latte21
Users that are interested in latte21 are comparing it to the libraries listed below
Sorting:
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ☆26Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆38Updated last month
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆47Updated last week
- ☆24Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Verilog AST☆21Updated last year
- Stencil with Optimized Dataflow Architecture☆16Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- ☆40Updated 3 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A polyhedral compiler for hardware accelerators☆57Updated 10 months ago
- RTLCheck☆22Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- ☆11Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- ☆27Updated 7 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- ☆103Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- The OpenPiton Platform☆28Updated 2 years ago