Languages, Tools, and Techniques for Accelerator Design
☆33Nov 2, 2021Updated 4 years ago
Alternatives and similar repositories for latte21
Users that are interested in latte21 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Apr 13, 2018Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- domain-level nucleic acid reaction enumeration☆10Aug 23, 2023Updated 2 years ago
- A suite of tools for Petri Nets☆14Oct 26, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 6 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆151Jan 5, 2026Updated 4 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated last year
- ☆105Jun 27, 2022Updated 3 years ago
- ☆13Mar 6, 2023Updated 3 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Re-implementation of the TASO compiler using equality saturation☆140Jun 28, 2021Updated 4 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Xilinx Unisim Library in Verilog☆88Jul 22, 2020Updated 5 years ago
- CRsAE (constrained recurrent sparse autoencoder)☆15Apr 14, 2026Updated 3 weeks ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆14Apr 24, 2026Updated last week
- ☆13Jun 20, 2023Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆371Apr 29, 2026Updated last week
- Pannotia v0.9 is a suite of OpenCL graph applications☆24Sep 13, 2017Updated 8 years ago
- Vitis HLS LLVM source code and examples☆408Sep 30, 2025Updated 7 months ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆21Nov 17, 2024Updated last year
- ☆17Feb 3, 2023Updated 3 years ago
- Torch Frontend for IREE☆26Dec 21, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A fork of al-folio with my custom stylistic modifications. This is the theme that I use for my personal website.☆15Jan 28, 2026Updated 3 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- A translation validation framework for MLIR☆98Mar 19, 2025Updated last year
- ☆35Mar 1, 2019Updated 7 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 3 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago