fpgasystems / FPGA-Recommendation-AcceleratorLinks
MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
☆16Updated 4 years ago
Alternatives and similar repositories for FPGA-Recommendation-Accelerator
Users that are interested in FPGA-Recommendation-Accelerator are comparing it to the libraries listed below
Sorting:
- ☆14Updated 3 years ago
- ☆65Updated 4 years ago
- agile hardware-software co-design☆48Updated 3 years ago
- ☆26Updated 3 years ago
- ☆24Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- Heterogenous ML accelerator☆18Updated last month
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A Cycle-level simulator for M2NDP☆28Updated last month
- ☆31Updated 2 months ago
- ☆25Updated last year
- EQueue Dialect☆40Updated 3 years ago
- ☆28Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 8 months ago
- ☆35Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆53Updated 2 months ago