fpgasystems / FPGA-Recommendation-Accelerator
MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
☆16Updated 3 years ago
Alternatives and similar repositories for FPGA-Recommendation-Accelerator:
Users that are interested in FPGA-Recommendation-Accelerator are comparing it to the libraries listed below
- ☆23Updated 4 years ago
- ☆25Updated 3 years ago
- ☆15Updated 3 years ago
- ☆27Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆25Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 6 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆27Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆11Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆37Updated this week
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆35Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- ☆29Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 3 weeks ago
- ☆91Updated last year