fpgasystems / FPGA-Recommendation-AcceleratorLinks
MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
☆18Updated 4 years ago
Alternatives and similar repositories for FPGA-Recommendation-Accelerator
Users that are interested in FPGA-Recommendation-Accelerator are comparing it to the libraries listed below
Sorting:
- agile hardware-software co-design☆50Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆65Updated 4 years ago
- ☆28Updated 2 years ago
- Heterogenous ML accelerator☆19Updated 3 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- ☆92Updated last year
- ☆25Updated last year
- ☆29Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆24Updated 4 years ago
- ☆33Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A Cycle-level simulator for M2NDP☆30Updated 2 weeks ago
- ☆14Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- EQueue Dialect☆41Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- ☆34Updated 5 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 2 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago