fpgasystems / FPGA-Recommendation-AcceleratorLinks
MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
☆19Updated 4 years ago
Alternatives and similar repositories for FPGA-Recommendation-Accelerator
Users that are interested in FPGA-Recommendation-Accelerator are comparing it to the libraries listed below
Sorting:
- ☆28Updated 2 years ago
- ☆29Updated 4 years ago
- Heterogenous ML accelerator☆20Updated 8 months ago
- ☆14Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆41Updated 9 months ago
- ☆25Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆108Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆70Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆24Updated 5 years ago
- EQueue Dialect☆41Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- A Cycle-level simulator for M2NDP☆32Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆13Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- ☆29Updated 6 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 10 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago