fpgasystems / FPGA-Recommendation-AcceleratorLinks
MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
☆18Updated 4 years ago
Alternatives and similar repositories for FPGA-Recommendation-Accelerator
Users that are interested in FPGA-Recommendation-Accelerator are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- ☆65Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 6 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆14Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆36Updated 6 months ago
- ☆24Updated 4 years ago
- ☆28Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- ☆32Updated 4 years ago
- ☆29Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- ☆98Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago