fpgasystems / FPGA-Recommendation-Accelerator
MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
☆16Updated 3 years ago
Alternatives and similar repositories for FPGA-Recommendation-Accelerator:
Users that are interested in FPGA-Recommendation-Accelerator are comparing it to the libraries listed below
- ☆25Updated 3 years ago
- ☆66Updated 4 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- ☆23Updated 4 years ago
- ☆14Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆91Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- A Cycle-level simulator for M2NDP☆27Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆52Updated last week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ☆25Updated last year
- ☆28Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆113Updated 2 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆29Updated last year
- Heterogenous ML accelerator☆18Updated 7 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 3 weeks ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago