kartik-hegde / mindmappings
A reference implementation of the Mind Mappings Framework.
☆29Updated 3 years ago
Alternatives and similar repositories for mindmappings:
Users that are interested in mindmappings are comparing it to the libraries listed below
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆33Updated 3 years ago
- ☆25Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆39Updated 10 months ago
- ☆16Updated 2 years ago
- ☆26Updated last year
- agile hardware-software co-design☆46Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆10Updated 2 years ago
- ☆10Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆76Updated 3 years ago
- ☆29Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 7 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 6 months ago
- ☆50Updated last month
- EQueue Dialect☆40Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆28Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆27Updated 6 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- MAESTRO binary release☆22Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- ☆23Updated 4 years ago
- ☆35Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago