kartik-hegde / mindmappingsView external linksLinks
A reference implementation of the Mind Mappings Framework.
☆30Dec 2, 2021Updated 4 years ago
Alternatives and similar repositories for mindmappings
Users that are interested in mindmappings are comparing it to the libraries listed below
Sorting:
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- The code for our paper "Neural Architecture Search as Program Transformation Exploration"☆16Apr 28, 2021Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- ☆22Feb 18, 2025Updated 11 months ago
- ☆12Nov 24, 2023Updated 2 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- ☆13Mar 6, 2023Updated 2 years ago
- ☆14Feb 28, 2023Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- ☆42Jun 30, 2024Updated last year
- ☆24Apr 20, 2024Updated last year
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- ☆71Mar 22, 2020Updated 5 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 3 years ago
- ☆19Jun 17, 2022Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆25Jan 7, 2025Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆454Sep 26, 2025Updated 4 months ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- ☆41Oct 12, 2020Updated 5 years ago
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- ☆24Mar 15, 2023Updated 2 years ago
- ☆12Jan 7, 2025Updated last year
- ☆10Oct 8, 2021Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Apr 17, 2024Updated last year
- ☆60Aug 4, 2023Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 5 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Oct 26, 2022Updated 3 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago