enjoy-digital / litepcieLinks
Small footprint and configurable PCIe core
☆549Updated last week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆414Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- Bus bridges and other odds and ends☆560Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆657Updated last week
- Example designs for FPGA Drive FMC☆250Updated 4 months ago
- Linux on LiteX-VexRiscv☆636Updated 3 weeks ago
- Public repository for Litefury & Nitefury☆291Updated 11 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆384Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated this week
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆579Updated 4 years ago
- The RIFFA development repository☆829Updated 11 months ago
- Opensource DDR3 Controller☆333Updated this week
- Verilog PCI express components☆1,312Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆432Updated 8 months ago
- Common SystemVerilog components☆623Updated this week
- LiteX boards files☆408Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated this week
- Small footprint and configurable Ethernet core☆240Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,293Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆866Updated 5 years ago
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆249Updated 6 years ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆255Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated this week
- An abstraction library for interfacing EDA tools☆690Updated 3 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated 3 weeks ago