enjoy-digital / litepcieLinks
Small footprint and configurable PCIe core
☆558Updated 3 weeks ago
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- Bus bridges and other odds and ends☆568Updated 2 months ago
- Public repository for Litefury & Nitefury☆293Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆435Updated 9 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆232Updated 2 years ago
- Opensource DDR3 Controller☆347Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- Small footprint and configurable Ethernet core☆247Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆475Updated 3 years ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆580Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆216Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated this week
- Linux on LiteX-VexRiscv☆642Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- Example designs for FPGA Drive FMC☆252Updated 5 months ago
- A simple, basic, formally verified UART controller☆304Updated last year
- SystemVerilog to Verilog conversion☆639Updated last month
- Verilog PCI express components☆1,351Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆250Updated 6 years ago
- FOSS Flow For FPGA☆389Updated 5 months ago
- Common SystemVerilog components☆627Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆294Updated 2 months ago
- An Open-source FPGA IP Generator☆922Updated last week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆813Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆659Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated last month
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month