Alternatives and similar repositories for litepcie

Users that are interested in litepcie are comparing it to the libraries listed below

• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆462Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆618Updated 8 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆845Updated 7 months ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆272Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆677Updated 2 weeks ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆319Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 5 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆877Updated 5 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆282Updated 5 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆459Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆545Updated 4 years ago
• RHSResearchLLC / NiteFury-and-LiteFury
  Public repository for Litefury & Nitefury
  ☆310Updated last year
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆406Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆754Updated 2 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆570Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆918Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆692Updated 3 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆447Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆403Updated 6 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆556Updated last week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆299Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆694Updated last week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 5 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆451Updated 7 months ago
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆291Updated 5 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆284Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆632Updated 2 weeks ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆336Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆556Updated 2 years ago