Small footprint and configurable PCIe core
☆666Mar 2, 2026Updated this week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- Small footprint and configurable Ethernet core☆277Feb 11, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,747Updated this week
- Small footprint and configurable SATA core☆162Feb 11, 2026Updated 3 weeks ago
- Small footprint and configurable embedded FPGA logic analyzer☆199Feb 25, 2026Updated last week
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year
- The RIFFA development repository☆865Jun 11, 2024Updated last year
- LiteX boards files☆468Updated this week
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Example designs for FPGA Drive FMC☆287Feb 28, 2026Updated last week
- Scala based HDL☆1,929Updated this week
- USB3 PIPE interface for Xilinx 7-Series☆247Jan 2, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,057Updated this week
- Public repository for Litefury & Nitefury☆315Jun 21, 2024Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- HDL libraries and projects☆1,866Updated this week
- Universal utility for programming FPGA☆1,562Updated this week
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 6 months ago
- Small footprint and configurable JESD204B core☆53Feb 11, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year
- Send video/audio over HDMI on an FPGA☆1,255Feb 3, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,316Updated this week
- FPGA 101 lessons/labs☆408Jul 14, 2024Updated last year
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Small footprint and configurable SDCard core☆135Feb 11, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago