enjoy-digital / litepcieLinks
Small footprint and configurable PCIe core
☆593Updated last week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆444Updated last week
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- Public repository for Litefury & Nitefury☆301Updated last year
- A simple, basic, formally verified UART controller☆311Updated last year
- Small footprint and configurable Ethernet core☆265Updated last week
- Opensource DDR3 Controller☆389Updated 4 months ago
- Linux on LiteX-VexRiscv☆665Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆428Updated last week
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆447Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆596Updated 2 months ago
- RISC-V CPU Core☆389Updated 4 months ago
- LiteX boards files☆440Updated last week
- Example designs for FPGA Drive FMC☆268Updated 9 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 5 months ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆679Updated last week
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆527Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆409Updated 3 weeks ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆403Updated this week
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆284Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated 2 weeks ago