enjoy-digital / litepcieLinks
Small footprint and configurable PCIe core
☆642Updated 3 weeks ago
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆459Updated this week
- Bus bridges and other odds and ends☆609Updated 7 months ago
- Public repository for Litefury & Nitefury☆306Updated last year
- A simple RISC-V processor for use in FPGA designs.☆282Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆676Updated 4 months ago
- A simple, basic, formally verified UART controller☆316Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆836Updated 5 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆454Updated last year
- Linux on LiteX-VexRiscv☆666Updated 2 months ago
- Opensource DDR3 Controller☆394Updated 5 months ago
- Small footprint and configurable Ethernet core☆271Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆297Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆529Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆599Updated 4 months ago
- LiteX boards files☆446Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆875Updated 5 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆489Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆566Updated 3 months ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆261Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆234Updated 3 years ago
- Common SystemVerilog components☆677Updated last week
- RISC-V CPU Core☆394Updated 5 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆683Updated last week
- Example designs for FPGA Drive FMC☆277Updated 10 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,367Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆331Updated 11 months ago
- A huge VHDL library for FPGA and digital ASIC development☆413Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆330Updated last month