Small footprint and configurable PCIe core
☆726Sep 2, 2026Updated this week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small footprint and configurable DRAM core☆544Aug 6, 2026Updated last month
- Verilog PCI express components☆1,655Apr 26, 2024Updated 2 years ago
- Small footprint and configurable Ethernet core☆297Aug 28, 2026Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Aug 6, 2026Updated last month
- Build your hardware, easily!☆4,074Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small footprint and configurable SATA core☆167Jul 30, 2026Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆207Jul 25, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆2,455Jul 5, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,083Feb 27, 2025Updated last year
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- LiteX boards files☆496Aug 25, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,683Aug 27, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 8 months ago
- Verilog AXI components for FPGA implementation☆2,128Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog AXI stream components for FPGA implementation☆913Feb 27, 2025Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆270Apr 3, 2026Updated 5 months ago
- Bus bridges and other odds and ends☆704Jun 2, 2026Updated 3 months ago
- Example designs for FPGA Drive FMC☆300Aug 15, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,454Aug 24, 2026Updated 2 weeks ago
- PCI express simulation framework for Cocotb☆211Aug 25, 2026Updated 2 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Public repository for Litefury & Nitefury☆332Jun 21, 2024Updated 2 years ago
- Small footprint and configurable JESD204B core☆58Aug 6, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Scala based HDL☆2,034Updated this week
- HDL libraries and projects☆2,008Updated this week
- An Open-source FPGA IP Generator☆1,145Updated this week
- Verilog library for ASIC and FPGA designers☆1,437May 8, 2024Updated 2 years ago
- Opensource DDR3 Controller☆474Jun 12, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- Common SystemVerilog components☆793Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Yosys Open SYnthesis Suite☆4,740Updated this week
- Universal utility for programming FPGA☆1,722Updated this week
- NetFPGA 1G infrastructure and gateware☆394Apr 11, 2019Updated 7 years ago
- 10Gb Ethernet Switch☆275Aug 31, 2026Updated last week
- FPGA 101 lessons/labs☆430May 27, 2026Updated 3 months ago
- ☆17Oct 6, 2023Updated 2 years ago
- Send video/audio over HDMI on an FPGA☆1,291Jul 13, 2026Updated last month