enjoy-digital / litepcieLinks
Small footprint and configurable PCIe core
☆585Updated last month
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆436Updated 3 months ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- Documenting the Xilinx 7-series bit-stream format.☆828Updated 3 months ago
- Linux on LiteX-VexRiscv☆659Updated 3 weeks ago
- A simple, basic, formally verified UART controller☆311Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆447Updated last year
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Public repository for Litefury & Nitefury☆300Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- Small footprint and configurable Ethernet core☆259Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆677Updated last week
- Opensource DDR3 Controller☆384Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆593Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- Common SystemVerilog components☆660Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,345Updated 3 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- Example designs for FPGA Drive FMC☆264Updated 8 months ago
- LiteX boards files☆434Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- A huge VHDL library for FPGA and digital ASIC development☆401Updated this week
- FOSS Flow For FPGA☆407Updated 8 months ago
- RISC-V CPU Core☆387Updated 3 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆523Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week