Small footprint and configurable PCIe core
☆688Apr 30, 2026Updated last week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small footprint and configurable DRAM core☆498Apr 10, 2026Updated last month
- Verilog PCI express components☆1,595Apr 26, 2024Updated 2 years ago
- Small footprint and configurable Ethernet core☆281Apr 28, 2026Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 months ago
- Build your hardware, easily!☆3,863Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Small footprint and configurable SATA core☆164Feb 11, 2026Updated 2 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆203Apr 30, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,293Jul 5, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,947Feb 27, 2025Updated last year
- The RIFFA development repository☆870Jun 11, 2024Updated last year
- LiteX boards files☆481Apr 29, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 4 months ago
- Verilog AXI components for FPGA implementation☆2,037Feb 27, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- USB3 PIPE interface for Xilinx 7-Series☆255Apr 3, 2026Updated last month
- Bus bridges and other odds and ends☆663Mar 10, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆888Feb 27, 2025Updated last year
- Example designs for FPGA Drive FMC☆288Apr 23, 2026Updated 2 weeks ago
- Public repository for Litefury & Nitefury☆316Jun 21, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- PCI express simulation framework for Cocotb☆203Sep 8, 2025Updated 8 months ago
- Small footprint and configurable JESD204B core☆54Feb 11, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Scala based HDL☆1,979Apr 30, 2026Updated last week
- An Open-source FPGA IP Generator☆1,097Updated this week
- HDL libraries and projects☆1,913Updated this week
- Verilog library for ASIC and FPGA designers☆1,412May 8, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,366Updated this week
- Various HDL (Verilog) IP Cores☆897Jul 1, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- Common SystemVerilog components☆743Updated this week
- Universal utility for programming FPGA☆1,621Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA 101 lessons/labs☆414Jul 14, 2024Updated last year
- NetFPGA 1G infrastructure and gateware☆389Apr 11, 2019Updated 7 years ago
- Yosys Open SYnthesis Suite☆4,433Updated this week
- 10Gb Ethernet Switch☆263Oct 16, 2025Updated 6 months ago
- Small footprint and configurable SDCard core☆138Feb 11, 2026Updated 2 months ago
- Send video/audio over HDMI on an FPGA☆1,265Feb 3, 2024Updated 2 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago