enjoy-digital / litepcie
Small footprint and configurable PCIe core
☆528Updated 2 weeks ago
Alternatives and similar repositories for litepcie:
Users that are interested in litepcie are comparing it to the libraries listed below
- Small footprint and configurable DRAM core☆401Updated 2 months ago
- Bus bridges and other odds and ends☆529Updated last month
- Common SystemVerilog components☆593Updated last week
- Various HDL (Verilog) IP Cores☆760Updated 3 years ago
- Documenting the Xilinx 7-series bit-stream format.☆791Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆426Updated 3 years ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆575Updated 4 years ago
- Linux on LiteX-VexRiscv☆620Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆421Updated 6 months ago
- Example designs for FPGA Drive FMC☆239Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,256Updated last week
- LiteX boards files☆396Updated 3 weeks ago
- Public repository for Litefury & Nitefury☆284Updated 9 months ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆229Updated 2 years ago
- SystemVerilog to Verilog conversion☆604Updated last week
- RISC-V CPU Core☆317Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆863Updated 5 years ago
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆523Updated last week
- A simple, basic, formally verified UART controller☆296Updated last year
- Verilog PCI express components☆1,252Updated 11 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- Opensource DDR3 Controller☆293Updated last week
- An abstraction library for interfacing EDA tools☆670Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,029Updated last month
- VeeR EH1 core☆864Updated last year