Small footprint and configurable PCIe core
☆719Aug 10, 2026Updated last week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small footprint and configurable DRAM core☆536Aug 6, 2026Updated last week
- Verilog PCI express components☆1,644Apr 26, 2024Updated 2 years ago
- Small footprint and configurable Ethernet core☆295Jul 2, 2026Updated last month
- Small footprint and configurable Inter-Chip communication cores☆66Aug 6, 2026Updated last week
- Build your hardware, easily!☆4,051Aug 6, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Small footprint and configurable SATA core☆167Jul 30, 2026Updated 2 weeks ago
- Small footprint and configurable embedded FPGA logic analyzer☆207Jul 25, 2026Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆2,424Jul 5, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,071Feb 27, 2025Updated last year
- The RIFFA development repository☆880Jun 11, 2024Updated 2 years ago
- LiteX boards files☆494Aug 6, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- Verilog AXI components for FPGA implementation☆2,116Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog AXI stream components for FPGA implementation☆912Feb 27, 2025Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆269Apr 3, 2026Updated 4 months ago
- Bus bridges and other odds and ends☆694Jun 2, 2026Updated 2 months ago
- Example designs for FPGA Drive FMC☆300Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,451Aug 11, 2026Updated last week
- PCI express simulation framework for Cocotb☆209Sep 8, 2025Updated 11 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Public repository for Litefury & Nitefury☆327Jun 21, 2024Updated 2 years ago
- Small footprint and configurable JESD204B core☆58Aug 6, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Scala based HDL☆2,028Aug 12, 2026Updated last week
- An Open-source FPGA IP Generator☆1,133Updated this week
- HDL libraries and projects☆1,996Updated this week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Opensource DDR3 Controller☆471Jun 12, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Various HDL (Verilog) IP Cores☆930Jul 1, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆788Updated this week
- Common SystemVerilog components☆783Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys Open SYnthesis Suite☆4,682Updated this week
- Universal utility for programming FPGA☆1,709Updated this week
- NetFPGA 1G infrastructure and gateware☆393Apr 11, 2019Updated 7 years ago
- 10Gb Ethernet Switch☆269Aug 10, 2026Updated last week
- FPGA 101 lessons/labs☆431May 27, 2026Updated 2 months ago
- ☆17Oct 6, 2023Updated 2 years ago
- Send video/audio over HDMI on an FPGA☆1,292Jul 13, 2026Updated last month