enjoy-digital / litepcieLinks
Small footprint and configurable PCIe core
☆583Updated last week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆434Updated 2 months ago
- Bus bridges and other odds and ends☆587Updated 4 months ago
- Documenting the Xilinx 7-series bit-stream format.☆828Updated 3 months ago
- Public repository for Litefury & Nitefury☆299Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆446Updated last year
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- A simple, basic, formally verified UART controller☆309Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Linux on LiteX-VexRiscv☆654Updated 2 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆588Updated last month
- Opensource DDR3 Controller☆381Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆509Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆553Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆676Updated this week
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆731Updated 3 weeks ago
- Small footprint and configurable Ethernet core☆257Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆602Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 3 months ago
- LiteX boards files☆427Updated this week
- Common SystemVerilog components☆654Updated last week
- SystemVerilog to Verilog conversion☆663Updated 2 months ago
- The OpenPiton Platform☆729Updated 2 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆517Updated 2 years ago
- Example designs for FPGA Drive FMC☆265Updated 8 months ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆256Updated 6 years ago