enjoy-digital / litepcieLinks
Small footprint and configurable PCIe core
☆629Updated last week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆450Updated 3 weeks ago
- Bus bridges and other odds and ends☆602Updated 6 months ago
- A simple, basic, formally verified UART controller☆312Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆833Updated 5 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆595Updated 3 months ago
- Small footprint and configurable Ethernet core☆268Updated this week
- Linux on LiteX-VexRiscv☆667Updated 2 months ago
- Public repository for Litefury & Nitefury☆303Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆451Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Example designs for FPGA Drive FMC☆269Updated 10 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- LiteX boards files☆444Updated 2 weeks ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- Opensource DDR3 Controller☆390Updated 5 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆459Updated this week
- A simple RISC-V processor for use in FPGA designs.☆281Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆411Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆260Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆528Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆407Updated this week
- Common SystemVerilog components☆672Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,358Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆671Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆744Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆681Updated 2 weeks ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆285Updated 4 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆539Updated 2 years ago