enjoy-digital / litepcie
Small footprint and configurable PCIe core
☆483Updated this week
Related projects ⓘ
Alternatives and complementary repositories for litepcie
- Small footprint and configurable DRAM core☆382Updated last month
- Bus bridges and other odds and ends☆491Updated 10 months ago
- Common SystemVerilog components☆519Updated this week
- Linux on LiteX-VexRiscv☆589Updated 4 months ago
- LiteX boards files☆379Updated this week
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆402Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆259Updated 4 years ago
- Small footprint and configurable Ethernet core☆215Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆626Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆497Updated last month
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆551Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,206Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆774Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 3 months ago
- Example designs for FPGA Drive FMC☆221Updated this week
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆246Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆370Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- Public repository for Litefury & Nitefury☆271Updated 5 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆270Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated last month
- SystemVerilog to Verilog conversion☆564Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆527Updated this week
- RISC-V CPU Core☆289Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆627Updated this week
- FOSS Flow For FPGA☆361Updated last month
- A huge VHDL library for FPGA development☆347Updated this week
- An abstraction library for interfacing EDA tools☆645Updated this week