enjoy-digital / litepcieLinks
Small footprint and configurable PCIe core
☆657Updated this week
Alternatives and similar repositories for litepcie
Users that are interested in litepcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆464Updated 2 weeks ago
- Bus bridges and other odds and ends☆631Updated 9 months ago
- A simple, basic, formally verified UART controller☆321Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆681Updated 6 months ago
- Documenting the Xilinx 7-series bit-stream format.☆847Updated 7 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆880Updated 5 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- Public repository for Litefury & Nitefury☆313Updated last year
- Linux on LiteX-VexRiscv☆682Updated last month
- Opensource DDR3 Controller☆413Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆284Updated 5 years ago
- Common SystemVerilog components☆704Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆696Updated last week
- Small footprint and configurable Ethernet core☆272Updated 2 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆601Updated 2 weeks ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Updated 6 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆415Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆460Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆555Updated 4 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆292Updated 5 years ago
- VeeR EH1 core☆921Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆450Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Updated last week
- SystemVerilog to Verilog conversion☆698Updated 2 months ago
- RISC-V CPU Core☆405Updated 7 months ago
- The RIFFA development repository☆862Updated last year
- A Linux-capable RISC-V multicore for and by the world☆758Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆572Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆334Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,384Updated this week