enjoy-digital / litedram

Related projects: ⓘ

• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆465Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆566Updated 2 months ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆396Updated 7 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆270Updated this week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆258Updated last month
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆288Updated 2 years ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆280Updated 3 weeks ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆206Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆350Updated last month
• RoaLogic / RV12
  RISC-V CPU Core
  ☆280Updated 3 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆199Updated 7 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆387Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆301Updated 2 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆263Updated 5 months ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆298Updated last year
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆301Updated 7 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆494Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆389Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆586Updated this week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆305Updated 2 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆208Updated this week
• litex-hub / litex-boards
  LiteX boards files
  ☆369Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆272Updated 7 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆243Updated this week
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆401Updated this week
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆305Updated 4 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆535Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH2
  ☆211Updated last year
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆147Updated 5 months ago