Small footprint and configurable DRAM core
☆492Apr 10, 2026Updated last week
Alternatives and similar repositories for litedram
Users that are interested in litedram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small footprint and configurable Ethernet core☆280Apr 3, 2026Updated 2 weeks ago
- Small footprint and configurable PCIe core☆680Apr 3, 2026Updated last week
- Small footprint and configurable Inter-Chip communication cores☆67Feb 20, 2026Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆203Feb 25, 2026Updated last month
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Opensource DDR3 Controller☆427Jan 18, 2026Updated 2 months ago
- A Python toolbox for building complex digital hardware☆1,321Jan 5, 2026Updated 3 months ago
- ☆14Jul 28, 2022Updated 3 years ago
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- Linux on LiteX-VexRiscv☆704Mar 6, 2026Updated last month
- A DDR3 memory controller in Verilog for various FPGAs☆585Oct 10, 2021Updated 4 years ago
- LiteX boards files☆476Apr 3, 2026Updated 2 weeks ago
- Small footprint and configurable SATA core☆164Feb 11, 2026Updated 2 months ago
- Bus bridges and other odds and ends☆661Mar 10, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- nextpnr portable FPGA place and route tool☆1,647Apr 9, 2026Updated last week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆93Feb 28, 2018Updated 8 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆126Jul 22, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- Small footprint and configurable SDCard core☆137Feb 11, 2026Updated 2 months ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 3 months ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Common SystemVerilog components☆733Apr 9, 2026Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- An Open-source FPGA IP Generator☆1,079Updated this week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- Universal utility for programming FPGA☆1,590Apr 10, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆869Jun 5, 2025Updated 10 months ago
- Documenting the Lattice ECP5 bit-stream format.☆452Feb 26, 2026Updated last month
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week
- PCB for ULX3S FPGA R&D board☆425Apr 27, 2025Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,039Apr 8, 2026Updated last week
- CoreScore☆175Nov 14, 2025Updated 5 months ago
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year