enjoy-digital / litedramLinks
Small footprint and configurable DRAM core
☆444Updated last week
Alternatives and similar repositories for litedram
Users that are interested in litedram are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable PCIe core☆593Updated last week
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Bus bridges and other odds and ends☆593Updated 6 months ago
- A simple, basic, formally verified UART controller☆311Updated last year
- RISC-V CPU Core☆389Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Opensource DDR3 Controller☆389Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Small footprint and configurable Ethernet core☆265Updated last week
- Linux on LiteX-VexRiscv☆665Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- FOSS Flow For FPGA☆409Updated 9 months ago
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆428Updated last month
- VeeR EL2 Core☆299Updated 2 weeks ago
- A 32-bit RISC-V soft processor☆315Updated 3 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- LiteX boards files☆440Updated last week
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆447Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- ☆245Updated 2 years ago
- ☆298Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆679Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆325Updated this week