enjoy-digital / litedramLinks
Small footprint and configurable DRAM core
☆431Updated last month
Alternatives and similar repositories for litedram
Users that are interested in litedram are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable PCIe core☆566Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆307Updated last year
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- Bus bridges and other odds and ends☆576Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- Opensource DDR3 Controller☆371Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Linux on LiteX-VexRiscv☆654Updated last month
- VeeR EL2 Core☆292Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 9 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆442Updated 10 months ago
- RISC-V CPU Core☆359Updated last month
- ☆240Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- A 32-bit RISC-V soft processor☆312Updated 2 weeks ago
- ☆293Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆653Updated last month
- A full-speed device-side USB peripheral core written in Verilog.☆233Updated 2 years ago
- LiteX boards files☆421Updated this week
- FOSS Flow For FPGA☆399Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- Small footprint and configurable Ethernet core☆253Updated this week
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆281Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆497Updated 3 years ago