enjoy-digital / litedram
Small footprint and configurable DRAM core
☆382Updated last month
Related projects ⓘ
Alternatives and complementary repositories for litedram
- Small footprint and configurable PCIe core☆484Updated this week
- Linux on LiteX-VexRiscv☆589Updated 4 months ago
- Bus bridges and other odds and ends☆491Updated 10 months ago
- Common SystemVerilog components☆521Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆259Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆213Updated last month
- A 32-bit RISC-V soft processor☆305Updated last month
- RISC-V CPU Core☆289Updated 5 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 3 months ago
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆310Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆150Updated 7 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆408Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆225Updated last week
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated last month
- VeeR EL2 Core☆250Updated this week
- A Linux-capable RISC-V multicore for and by the world☆627Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆404Updated last week
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆215Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆371Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆402Updated 2 months ago
- LiteX boards files☆379Updated this week
- Small footprint and configurable Ethernet core☆216Updated last month
- FOSS Flow For FPGA☆361Updated last month
- SystemVerilog to Verilog conversion☆564Updated 3 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆291Updated 3 years ago