enjoy-digital / litedram
Small footprint and configurable DRAM core
☆390Updated last month
Alternatives and similar repositories for litedram:
Users that are interested in litedram are comparing it to the libraries listed below
- Small footprint and configurable PCIe core☆502Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆306Updated 2 months ago
- Linux on LiteX-VexRiscv☆614Updated 7 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- Bus bridges and other odds and ends☆520Updated 2 weeks ago
- Common SystemVerilog components☆572Updated 2 weeks ago
- FOSS Flow For FPGA☆369Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆405Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆426Updated last week
- A simple RISC-V processor for use in FPGA designs.☆267Updated 6 months ago
- A simple, basic, formally verified UART controller☆288Updated last year
- Experimental flows using nextpnr for Xilinx devices☆225Updated 4 months ago
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 10 months ago
- A 32-bit RISC-V soft processor☆309Updated 4 months ago
- RISC-V CPU Core☆308Updated 8 months ago
- Small footprint and configurable Ethernet core☆223Updated this week
- CORE-V Family of RISC-V Cores☆229Updated last week
- A Linux-capable RISC-V multicore for and by the world☆658Updated last week
- SystemVerilog to Verilog conversion☆590Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆362Updated last year
- Multi-platform nightly builds of open source FPGA tools☆294Updated 3 years ago
- ☆225Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆455Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆264Updated 4 years ago
- VeeR EL2 Core☆263Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆317Updated 3 years ago
- VeeR EH1 core☆846Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆153Updated 10 months ago
- Opensource DDR3 Controller☆265Updated this week