A tutorial for using nmigen
☆313Mar 17, 2021Updated 5 years ago
Alternatives and similar repositories for nmigen-tutorial
Users that are interested in nmigen-tutorial are comparing it to the libraries listed below
Sorting:
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- A modern hardware definition language and toolchain based on Python☆1,953Updated this week
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- ☆44Mar 12, 2025Updated last year
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- ☆44Feb 12, 2021Updated 5 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆112Aug 30, 2023Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- Board definitions for Amaranth HDL☆125Mar 13, 2026Updated last week
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- A curated list of Open Source PMOD boards☆44Jan 3, 2020Updated 6 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆83Feb 7, 2026Updated last month
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,097Aug 22, 2025Updated 6 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago