A tutorial for using nmigen
☆313Mar 17, 2021Updated 4 years ago
Alternatives and similar repositories for nmigen-tutorial
Users that are interested in nmigen-tutorial are comparing it to the libraries listed below
Sorting:
- Graded exercises for nMigen (WIP)☆55Dec 25, 2020Updated 5 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated last week
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219May 21, 2022Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- ☆44Feb 12, 2021Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated last month
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- Board definitions for Amaranth HDL☆122Feb 18, 2026Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆112Aug 30, 2023Updated 2 years ago
- A 32-bit RISC-V soft processor☆320Jan 26, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆82Feb 7, 2026Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆463Sep 13, 2024Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Sep 29, 2017Updated 8 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,093Aug 22, 2025Updated 6 months ago