FPGAwars / icestudio

Related projects: ⓘ

• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆790Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆980Updated last month
• enjoy-digital / litex
  Build your hardware, easily!
  ☆2,893Updated this week
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆767Updated 4 years ago
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,545Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,283Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,164Updated 2 weeks ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,526Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,379Updated this week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,514Updated 4 months ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,196Updated 3 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,375Updated 3 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆787Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,419Updated last week
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,282Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,164Updated this week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,074Updated 7 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,053Updated 2 months ago
• icebreaker-fpga / icebreaker
  Small and low cost FPGA educational and development board
  ☆559Updated 3 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,268Updated 3 weeks ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆566Updated 2 months ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆651Updated 2 years ago
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆484Updated 4 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆567Updated 3 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,029Updated last month
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆466Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆586Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,075Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,448Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆629Updated this week