timvideos / litex-buildenvLinks
An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!
☆219Updated 3 years ago
Alternatives and similar repositories for litex-buildenv
Users that are interested in litex-buildenv are comparing it to the libraries listed below
Sorting:
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- VHDL library 4 FPGAs☆181Updated last week
- Small footprint and configurable Ethernet core☆268Updated this week
- USB Serial on the TinyFPGA BX☆135Updated 4 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆205Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆186Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆194Updated 3 weeks ago
- Logicbone ECP5 Development Board☆117Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆257Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆338Updated 2 weeks ago
- USB3 PIPE interface for Xilinx 7-Series☆235Updated 3 years ago
- An open source USB bootloader for FPGAs☆370Updated 2 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- FuseSoC standard core library☆148Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆431Updated 2 weeks ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆260Updated 6 years ago
- A 32-bit RISC-V soft processor☆316Updated 3 months ago
- PCB for ULX3S FPGA R&D board☆414Updated 6 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- Board definitions for Amaranth HDL☆121Updated 2 months ago
- A FPGA core for a simple SDRAM controller.☆123Updated 4 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago