An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!
☆220May 21, 2022Updated 3 years ago
Alternatives and similar repositories for litex-buildenv
Users that are interested in litex-buildenv are comparing it to the libraries listed below
Sorting:
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- FPGA USB stack written in LiteX☆132Jun 5, 2022Updated 3 years ago
- LiteX boards files☆465Updated this week
- Linux on LiteX-VexRiscv☆689Feb 16, 2026Updated 2 weeks ago
- FPGA 101 lessons/labs☆407Jul 14, 2024Updated last year
- Support files for participating in a Fomu workshop☆169Mar 17, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- Build your hardware, easily!☆3,747Updated this week
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 3 weeks ago
- Example projects/code for the OrangeCrab☆108May 7, 2024Updated last year
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last week
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 6 months ago
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- PCB for ULX3S FPGA R&D board☆423Apr 27, 2025Updated 10 months ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Sep 14, 2025Updated 5 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- An open source USB bootloader for FPGAs☆395Sep 15, 2023Updated 2 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- USB3 PIPE interface for Xilinx 7-Series☆247Jan 2, 2026Updated 2 months ago
- USB Serial on the TinyFPGA BX☆142Jun 20, 2021Updated 4 years ago