enjoy-digital / liteethLinks
Small footprint and configurable Ethernet core
☆253Updated this week
Alternatives and similar repositories for liteeth
Users that are interested in liteeth are comparing it to the libraries listed below
Sorting:
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 9 months ago
- CoreScore☆159Updated 6 months ago
- LiteX boards files☆420Updated last week
- VHDL library 4 FPGAs☆181Updated this week
- Public repository for Litefury & Nitefury☆296Updated last year
- Small footprint and configurable DRAM core☆431Updated last month
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆218Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆218Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆257Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Small footprint and configurable SATA core☆143Updated 2 months ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Logicbone ECP5 Development Board☆117Updated 5 years ago
- VHDL synthesis (based on ghdl)☆340Updated 2 months ago
- A simple, basic, formally verified UART controller☆307Updated last year
- Small footprint and configurable PCIe core☆566Updated 2 weeks ago
- A 32-bit RISC-V soft processor☆312Updated last week
- Board definitions for Amaranth HDL☆117Updated 4 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- An open source USB bootloader for FPGAs☆366Updated last year