enjoy-digital / liteeth
Small footprint and configurable Ethernet core
☆208Updated this week
Related projects: ⓘ
- Logicbone ECP5 Development Board☆110Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆166Updated last month
- VHDL library 4 FPGAs☆167Updated this week
- Small footprint and configurable DRAM core☆371Updated 2 weeks ago
- USB3 PIPE interface for Xilinx 7-Series☆195Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆206Updated 7 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 8 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆214Updated 2 years ago
- FPGA USB stack written in LiteX☆125Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆288Updated 2 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆305Updated 4 months ago
- LiteX boards files☆369Updated this week
- FuseSoC standard core library☆105Updated last month
- Small footprint and configurable PCIe core☆465Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆396Updated 7 months ago
- Example designs showing different ways to use F4PGA toolchains.☆263Updated 5 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆298Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆147Updated 5 months ago
- CoreScore☆135Updated last week
- Example LED blinking project for your FPGA dev board of choice☆162Updated 3 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆154Updated 6 months ago
- A utility for Composing FPGA designs from Peripherals☆167Updated 8 months ago
- Board definitions for Amaranth HDL☆105Updated last month
- VHDL synthesis (based on ghdl)☆301Updated 2 months ago
- A wishbone controlled scope for FPGA's☆72Updated 8 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆70Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆270Updated this week
- USB Serial on the TinyFPGA BX☆131Updated 3 years ago
- User-friendly explanation of Yosys options☆111Updated 2 years ago
- Small footprint and configurable SATA core☆123Updated 3 months ago