enjoy-digital / liteethLinks
Small footprint and configurable Ethernet core
☆272Updated last month
Alternatives and similar repositories for liteeth
Users that are interested in liteeth are comparing it to the libraries listed below
Sorting:
- Example LED blinking project for your FPGA dev board of choice☆189Updated last week
- CoreScore☆171Updated last month
- VHDL library 4 FPGAs☆182Updated this week
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated 2 months ago
- USB3 PIPE interface for Xilinx 7-Series☆238Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- Small footprint and configurable DRAM core☆460Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆250Updated last year
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆263Updated 2 weeks ago
- Public repository for Litefury & Nitefury☆308Updated last year
- FuseSoC standard core library☆150Updated 2 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 9 months ago
- LiteX boards files☆449Updated last week
- A utility for Composing FPGA designs from Peripherals☆185Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆281Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆298Updated last week
- 10Gb Ethernet Switch☆244Updated 2 months ago
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- Small footprint and configurable SATA core☆154Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆434Updated last month
- Ultimate ECP5 development board☆114Updated 6 years ago
- A simple, basic, formally verified UART controller☆318Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆175Updated last year
- How to set up Xilinx Vivado for source control☆108Updated last year
- Small footprint and configurable PCIe core☆647Updated last month
- USB Serial on the TinyFPGA BX☆138Updated 4 years ago