enjoy-digital / liteeth
Small footprint and configurable Ethernet core
☆236Updated 2 weeks ago
Alternatives and similar repositories for liteeth:
Users that are interested in liteeth are comparing it to the libraries listed below
- Small footprint and configurable DRAM core☆410Updated last week
- VHDL library 4 FPGAs☆177Updated this week
- USB3 PIPE interface for Xilinx 7-Series☆212Updated 3 years ago
- LiteX boards files☆404Updated this week
- CoreScore☆151Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆234Updated 6 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆282Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆157Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆175Updated 3 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆217Updated 2 years ago
- VHDL synthesis (based on ghdl)☆334Updated 2 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated 2 months ago
- FuseSoC standard core library☆134Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- Small footprint and configurable PCIe core☆541Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆411Updated this week
- A simple, basic, formally verified UART controller☆299Updated last year
- A wishbone controlled scope for FPGA's☆81Updated last year
- A 32-bit RISC-V soft processor☆313Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Logicbone ECP5 Development Board☆116Updated 4 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆326Updated last month
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated 3 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆305Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆230Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆178Updated 4 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆167Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆113Updated 3 years ago