enjoy-digital / liteethLinks
Small footprint and configurable Ethernet core
☆272Updated this week
Alternatives and similar repositories for liteeth
Users that are interested in liteeth are comparing it to the libraries listed below
Sorting:
- VHDL library 4 FPGAs☆184Updated this week
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆252Updated last year
- CoreScore☆171Updated last month
- Small footprint and configurable DRAM core☆462Updated 3 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated 3 weeks ago
- Public repository for Litefury & Nitefury☆310Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆240Updated last week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆299Updated last week
- LiteX boards files☆455Updated this week
- A simple, basic, formally verified UART controller☆319Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆436Updated 2 months ago
- The original high performance and small footprint system-on-chip based on Migen™☆339Updated last week
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆263Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆282Updated last year
- FuseSoC standard core library☆151Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 9 months ago
- 10Gb Ethernet Switch☆247Updated 2 months ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆176Updated last year
- A 32-bit RISC-V soft processor☆320Updated 2 months ago
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- VHDL synthesis (based on ghdl)☆354Updated this week
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆212Updated last month
- Small footprint and configurable PCIe core☆653Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- An Open Source configuration of the Arty platform☆131Updated last year