enjoy-digital / litescopeLinks
Small footprint and configurable embedded FPGA logic analyzer
☆179Updated last week
Alternatives and similar repositories for litescope
Users that are interested in litescope are comparing it to the libraries listed below
Sorting:
- A wishbone controlled scope for FPGA's☆82Updated last year
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Small footprint and configurable Ethernet core☆240Updated last week
- Ultimate ECP5 development board☆106Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- FPGA USB stack written in LiteX☆127Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- List of all links you can try with ULX3S☆99Updated 3 years ago
- VHDL library 4 FPGAs☆179Updated this week
- CoreScore☆155Updated 4 months ago
- Nitro USB FPGA core☆84Updated last year
- Miscellaneous ULX3S examples (advanced)☆77Updated last week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆217Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆91Updated 5 years ago
- FuseSoC standard core library☆138Updated this week
- 妖刀夢渡☆59Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Logicbone ECP5 Development Board☆117Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆169Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- USB3 PIPE interface for Xilinx 7-Series☆215Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆76Updated 3 years ago
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- Small footprint and configurable SPI core☆42Updated last week