enjoy-digital / litescopeLinks
Small footprint and configurable embedded FPGA logic analyzer
☆197Updated 2 months ago
Alternatives and similar repositories for litescope
Users that are interested in litescope are comparing it to the libraries listed below
Sorting:
- VHDL library 4 FPGAs☆184Updated this week
- Ultimate ECP5 development board☆115Updated 6 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- Small footprint and configurable SATA core☆156Updated this week
- CoreScore☆171Updated last month
- Logicbone ECP5 Development Board☆119Updated 5 years ago
- Small footprint and configurable Ethernet core☆272Updated this week
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆147Updated 2 years ago
- A wishbone controlled scope for FPGA's☆85Updated 2 years ago
- Board definitions for Amaranth HDL☆122Updated 4 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- List of all links you can try with ULX3S☆107Updated 4 years ago
- open-source logic analyzer for FPGAs☆99Updated 7 years ago
- Nitro USB FPGA core☆86Updated last year
- Example LED blinking project for your FPGA dev board of choice☆189Updated 3 weeks ago
- An Open Source configuration of the Arty platform☆131Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆339Updated last week
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago