m-labs / nmigen-boardsLinks
Board and connector definition files for nMigen
☆30Updated 4 years ago
Alternatives and similar repositories for nmigen-boards
Users that are interested in nmigen-boards are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- PicoRV☆44Updated 5 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Board definitions for Amaranth HDL☆118Updated 5 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 3 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- ☆44Updated 5 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- User-friendly explanation of Yosys options☆114Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- VHDL library 4 FPGAs☆181Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- 妖刀夢渡☆59Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- My pergola FPGA projects☆30Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 10 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆61Updated last year