Board and connector definition files for nMigen
☆30Sep 22, 2020Updated 5 years ago
Alternatives and similar repositories for nmigen-boards
Users that are interested in nmigen-boards are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated last month
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- ☆44Mar 12, 2025Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 weeks ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Board definitions for Amaranth HDL☆125Mar 13, 2026Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- The NandBug Software☆13May 23, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 9 months ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago