EricLu1218 / Physical_Design_AutomationLinks
NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design, Placement Legalization, Global Routing)
☆42Updated 3 months ago
Alternatives and similar repositories for Physical_Design_Automation
Users that are interested in Physical_Design_Automation are comparing it to the libraries listed below
Sorting:
- ☆48Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- VLSI EDA Global Router☆77Updated 7 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆44Updated 7 years ago
- ☆39Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆23Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Artificial Netlist Generator☆46Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year
- ☆60Updated 4 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆35Updated 5 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- ☆14Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆20Updated 11 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- ☆19Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- iccad contest 2022 problem B☆16Updated 3 years ago
- The first version of TritonPart☆31Updated last year