EricLu1218 / Physical_Design_AutomationLinks
NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design, Placement Legalization, Global Routing)
☆42Updated last month
Alternatives and similar repositories for Physical_Design_Automation
Users that are interested in Physical_Design_Automation are comparing it to the libraries listed below
Sorting:
- VLSI EDA Global Router☆75Updated 7 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- ☆34Updated 4 years ago
- ☆47Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆17Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Artificial Netlist Generator☆43Updated last year
- iccad contest 2022 problem B☆16Updated 3 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- The first version of TritonPart☆29Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆34Updated 4 years ago
- ☆12Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- RePlAce global placement tool☆239Updated 5 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- ☆20Updated 9 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago