EricLu1218 / Physical_Design_Automation
2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design, Placement Legalization, Global Routing)
☆28Updated last year
Alternatives and similar repositories for Physical_Design_Automation:
Users that are interested in Physical_Design_Automation are comparing it to the libraries listed below
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- ☆26Updated 4 years ago
- ☆40Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆26Updated 2 months ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆37Updated 2 months ago
- ☆24Updated last year
- GPU-based logic synthesis tool☆79Updated 6 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- The first version of TritonPart☆23Updated last year
- ☆23Updated 3 years ago
- Artificial Netlist Generator☆36Updated 10 months ago
- DATC RDF☆49Updated 4 years ago
- ☆10Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Timing prediction dataset download and instructions.☆13Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆126Updated last year
- ☆13Updated 4 months ago
- ☆20Updated 2 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 5 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 5 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆41Updated 2 weeks ago
- ☆51Updated 3 years ago