jacky860226 / nthu-route
nthu-route 2.11
☆13Updated 5 years ago
Alternatives and similar repositories for nthu-route:
Users that are interested in nthu-route are comparing it to the libraries listed below
- VLSI EDA Global Router☆71Updated 7 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated this week
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 5 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- ☆29Updated 4 years ago
- ☆44Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- DATC RDF☆49Updated 4 years ago
- Analog Placement Quality Prediction☆20Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 8 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- ☆14Updated 10 months ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- ☆10Updated 8 months ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 7 months ago
- ☆10Updated 3 years ago
- An analytical VLSI placer☆28Updated 3 years ago