ckchengucsd / ILP-SAT-Detailed-RouterLinks
ILP SAT Detailed Router
☆12Updated 5 years ago
Alternatives and similar repositories for ILP-SAT-Detailed-Router
Users that are interested in ILP-SAT-Detailed-Router are comparing it to the libraries listed below
Sorting:
- ☆33Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- OpenDesign Flow Database☆17Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- ☆44Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- IDEA project source files☆111Updated 2 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- ☆14Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- ☆15Updated 6 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- UCSD Detailed Router☆94Updated 5 years ago
- ☆41Updated 3 years ago
- A LEF/DEF Utility.☆33Updated 6 years ago
- ☆107Updated 6 years ago
- Macro placement tool for OpenROAD flow☆24Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- EDA wiki☆53Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago