ckchengucsd / ILP-SAT-Detailed-RouterLinks
ILP SAT Detailed Router
☆12Updated 5 years ago
Alternatives and similar repositories for ILP-SAT-Detailed-Router
Users that are interested in ILP-SAT-Detailed-Router are comparing it to the libraries listed below
Sorting:
- ☆33Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆44Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago
- ☆20Updated last year
- OpenDesign Flow Database☆16Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆106Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- ☆40Updated 2 years ago
- ☆14Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- IDEA project source files☆108Updated 2 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- ☆77Updated 4 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆13Updated 8 months ago
- UCSD Detailed Router☆91Updated 4 years ago