EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
☆74Jan 6, 2023Updated 3 years ago
Alternatives and similar repositories for EDAViewer
Users that are interested in EDAViewer are comparing it to the libraries listed below
Sorting:
- Technology file parser in Rust☆13Apr 6, 2021Updated 4 years ago
- VLSI EDA Global Router☆81Feb 15, 2026Updated 3 weeks ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- A complete open-source design-for-testing (DFT) Solution☆181Aug 30, 2025Updated 6 months ago
- ☆114Feb 2, 2021Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆952Feb 19, 2026Updated 2 weeks ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian☆45Feb 17, 2021Updated 5 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- KiCAD plugin written in Python for programatically placing clusters of components onto a PCB from a layout file.☆10Jun 30, 2021Updated 4 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- ☆10Jun 30, 2021Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Updated this week
- CMake based hardware build system☆35Updated this week
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago