EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
☆76Jan 6, 2023Updated 3 years ago
Alternatives and similar repositories for EDAViewer
Users that are interested in EDAViewer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VLSI EDA Global Router☆86Feb 15, 2026Updated 8 months ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- Technology file parser in Rust☆13Apr 6, 2021Updated 5 years ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆139Apr 23, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 7 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆33Mar 9, 2021Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- ☆17Oct 25, 2023Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆722Dec 26, 2025Updated 10 months ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆10Jun 30, 2021Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆211Aug 30, 2025Updated last year
- ☆18Jun 24, 2021Updated 5 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆96May 7, 2024Updated 2 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆1,068Jul 18, 2026Updated 3 months ago
- ☆33Jul 28, 2020Updated 6 years ago
- Miscellaneous components for bluespec☆12Nov 18, 2024Updated last year
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 8 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆153Mar 20, 2023Updated 3 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian☆45Feb 17, 2021Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆22Dec 21, 2018Updated 7 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year