ahmed-agiza / EDAViewer
EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
☆69Updated 2 years ago
Alternatives and similar repositories for EDAViewer:
Users that are interested in EDAViewer are comparing it to the libraries listed below
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆62Updated this week
- ☆103Updated 5 years ago
- Parser for LEF library files☆33Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆21Updated 3 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- BAG framework☆40Updated 8 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 4 months ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- DATC RDF☆49Updated 4 years ago
- EDA physical synthesis optimization kit☆51Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- ☆42Updated 11 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Introductory course into static timing analysis (STA).☆88Updated 4 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆61Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 10 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆153Updated 2 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- A Standalone Structural Verilog Parser☆89Updated 3 years ago