lamda-bbo / WireMask-BBO
Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"
☆16Updated 10 months ago
Related projects: ⓘ
- The release for ICML 2023 paper☆29Updated 3 months ago
- ☆53Updated last year
- discrete gate sizing☆11Updated 3 years ago
- ☆11Updated 4 months ago
- Implementation of NeurIPS 2021 paper "On Joint Learning for Solving Placement and Routing in Chip Design" & NeurIPS 2022 paper "The Polic…☆195Updated 3 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆15Updated last year
- ☆15Updated last week
- Simple Python interface for ABC☆21Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆48Updated 2 years ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆132Updated 8 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆10Updated 5 months ago
- Applying Deep Q-learning for Global Routing☆107Updated 4 years ago
- ☆14Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆58Updated 3 weeks ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆118Updated 3 months ago
- Benchmark Generator for Global Routing☆11Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆18Updated 3 weeks ago
- ☆36Updated last year
- Official implementation of NeurIPS22 paper “Multi-agent Dynamic Algorithm Configuration”☆23Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆16Updated last week
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆14Updated 3 weeks ago
- Deep Reinforcement Learning of Analog Circuit Designs☆95Updated last year
- Large Language Models as Hyper-Heuristics for Combinatorial Optimization (CO)☆91Updated last month
- ☆45Updated 3 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆90Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆19Updated last year
- Analog Placement Quality Prediction☆17Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated 10 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆92Updated 2 months ago