lamda-bbo / WireMask-BBO
Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"
☆20Updated last year
Alternatives and similar repositories for WireMask-BBO:
Users that are interested in WireMask-BBO are comparing it to the libraries listed below
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆12Updated 2 weeks ago
- The release for ICML 2023 paper☆46Updated 9 months ago
- ☆63Updated last year
- ☆11Updated 8 months ago
- Simple Python interface for ABC☆23Updated last year
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆19Updated 4 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- ☆13Updated 10 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆165Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆228Updated 4 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆27Updated this week
- discrete gate sizing☆13Updated 4 years ago
- ☆41Updated 2 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆56Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- ☆29Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆142Updated 9 months ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- ☆28Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆22Updated 6 months ago
- ☆53Updated 4 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆118Updated 3 months ago
- ☆46Updated last week
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆101Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Updated last year
- Benchmark Generator for Global Routing☆12Updated 5 years ago
- ☆30Updated 3 years ago