lamda-bbo / WireMask-BBOLinks
Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"
☆25Updated 2 weeks ago
Alternatives and similar repositories for WireMask-BBO
Users that are interested in WireMask-BBO are comparing it to the libraries listed below
Sorting:
- The release for ICML 2023 paper☆47Updated 11 months ago
- ☆66Updated last year
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆25Updated 6 months ago
- ☆13Updated 11 months ago
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆13Updated 2 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆39Updated last month
- Simple Python interface for ABC☆23Updated 2 years ago
- ☆14Updated last year
- discrete gate sizing☆14Updated 4 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆240Updated 6 months ago
- ☆43Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆173Updated last year
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- Benchmark Generator for Global Routing☆12Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- ☆29Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 7 months ago
- ☆16Updated 4 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆149Updated 11 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- ☆31Updated 3 years ago